## TYPICAL QUESTIONS \& ANSWERS

## PART - I

## OBJECTIVE TYPE QUESTIONS

## Each Question carries 2 marks.

Choose correct or the best alternative in the following:
Q. 1 For the circuit shown in Fig.1, the input resistance $R_{i d}$ will be
(A) $2 R_{1}$.
(B) $2 \mathrm{R}_{1}+\mathrm{R}_{2}$.
(C) $2\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$.
(D) Infinity.


Ans: A
$R_{i d}=\frac{v_{i}}{i_{i}}$ where $\mathrm{i}_{\mathrm{i}}$ is the current drawn from the source. Since the two input terminals of OPAMP track each other in potential therefore writing loop equation- $v_{i}=R_{1} i_{i}+0+R_{i} i_{i}$ thus $\operatorname{Rid}=R_{i d}=\frac{v_{i}}{i_{i}}=2 R_{\mathrm{I}}$
Q. 2 A second order filter has its poles at $s=-1 / 2 \pm j \sqrt{3} / 2$. The transmission is zero at $\omega=2 \mathrm{rad} / \mathrm{s}$ and is unity at $\omega=0$. The transfer function of the filter is
(A) $\frac{1}{4} \frac{\left(s^{2}+\mathrm{s}\right)}{\left(\mathrm{s}^{2}-\mathrm{s}+1\right)}$.
(B) $\frac{1}{4} \frac{\left(\mathrm{~s}^{2}+\mathrm{s}\right)}{\left(\mathrm{s}^{2}+\mathrm{s}+1\right)}$.
(C) $\frac{1}{4} \frac{\left(s^{2}\right)}{\left(s^{2}+s+0.25\right)}$.
(D) $\frac{1}{4} \frac{\left(s^{2}-s\right)}{\left(s^{2}-s-1\right)}$.

Ans: Answer should be $\frac{S-2}{2\left(S^{2}+S-\frac{1}{2}\right)}$

As from given data the transfer function should be $\frac{S-2}{2\left(S+\frac{1}{2}+j \frac{\sqrt{3}}{2}\right)\left(S^{2}+\frac{1}{2}-j \frac{\sqrt{3}}{2}\right)}$
Q. 3 Transfer function of a filter is given by $T(s)=\frac{a_{1} s}{s^{2}+\frac{\omega_{0}}{Q} s+\omega_{0}^{2}}$. It represents a
$\qquad$ filter.
(A) Low pass.
(B) High pass.
(C) Band pass.
(D) Band stop.

Ans: C
Q. 4 In applications where measurement of a physical quantity is involved, the OPAMP circuit recommended is
(A) Basic non-inverting amplifier.
(B) A comparator.
(C) An active filter.
(D) An instrumentation amplifier.

## Ans: D

Q. 5 The circuit shown in Fig. 3 represents $\qquad$ gate
(A) AND.
(B) NAND.
(C) OR.
(D) NOR.


Ans: D
Q. 6 Active loaded MOS differential circuit has a
(A) high CMRR.
(B) low CMRR.
(C) high delay.
(D) high differential gain.

Ans: D
Q. 7 NPN transistor is not suitable for good analog switch because
(A) $\mathrm{I}_{\mathrm{C}}-\mathrm{V}_{\mathrm{CE}}$ characteristic curve pass directly through origin.
(B) the device has very high input impedance.
(C) the device is asymmetrical with an offset voltage $\mathrm{V}_{\mathrm{CE}}$ off.
(D) it has well defined transition frequency $f_{T}$.

## Ans: C

Q. 8 CMOS logic has the property of
(A) increased capacitance and delay.(B) decreased area.
(C) high noise margin.
(D) low static power dissipation.

## Ans: D

Q. 9 The order of input resistance in 741 OPAMP is
(A) 1 to $10^{4} \Omega$.
(B) $10^{3} \Omega$.
(C) $10^{5} \Omega$.
(D) $10^{6} \Omega$.

## Ans: D

Q. 10 The ratio of change in input offset voltage when variation in supply voltage is made is called
(A) PSRR.
(B) CMRR .
(C) transient response.
(D) input offset voltage stability.

## Ans: A

Q. 11 The equiripple response filter is called $\qquad$ , while maximally flat time delay response is given by $\qquad$ filter.
(A) Chebyshev, Bessel.
(B) Butter worth, Bessel.
(C) Bessel, Chebyshev.
(D) Chebyshev, Butter Worth.

Ans: D
Q. 12 A notch filter is a
(A) Wide band pass filter.
(B) Narrow band pass filter.
(C) Wide band reject filter.
(D) Narrow band reject filter.

Ans: D
Q. 13 The problem faced by switched capacitor filters is
(A) aliasing
(B) amplitude distortion
(C) slower roll off rate
(D) longer time and phase delay

Ans: Only draw back with switched capacitor filters is that they generate more noise than active filter circuits.
Q. 14 For a 3-bit flash ADC, the number of comparators required are
(A) 5
(B) 9
(C) 7
(D) 3

Ans: C
Q. 15 The typical quiescent power dissipation of low-power CMOS units is
(A) 1 mW .
(B) 0.5 mW .
(C) 2 nW .
(D) 50 nW .

Ans: C
Q. 16 The access times of MOSRAMS is approximately
(A) 35 ns .
(B) 80 ns .
(C) 400 ns .
(D) 20 ns .

Ans: Question seems to be invalid as it is not mentioned weather static or dynamic RAM and access time varies by large magnitude from chip to chip.
Q. 17 For which of the following flip-flops, the output is clearly defined for all combinations of two inputs.
(A) D type flip-flop.
(B) R-S flip-flop.
(C) J-K flip-flop.
(D) none of these.

## Ans:C

Q. 18 Active load is used in the collector of the difference amplifier of an Op-amp:
(A) To increase the output resistance.
(B) To increase the differential gain.
(C) To handle large signals.
(D) To provide symmetry.

Ans: B
Q. 19 A second order filter has a transfer function
$T(S)=\frac{s^{2}+4}{s^{2}+s+1}$ the poles and zeros of this filter are at
(A) $\omega=2, \mathrm{~s}=0.5 \pm \mathrm{j} \sqrt{3} / 2$.
(B) $\omega=1, \mathrm{~s}=-1 \pm \mathrm{j} \sqrt{3}$.
(C) $\omega=2, s=-1 \pm j \sqrt{3}$.
(D) $\omega=1, \mathrm{~s}=-0.5 \pm \mathrm{j} \sqrt{3} / 2$.

Ans: A
For given transfer function poles are $0.5 \pm j \frac{\sqrt{3}}{2}$ and zeroes are $\pm 2 \mathrm{j}$
Q. 20 The circuit shown in Fig. 1 represent a
(A) Low pass filter.
(B) High pass filter.
(C) Band pass filter.
(D) None of the above.

## Ans: A


Q. 21 The circuit in Fig. 2 is used to realize the logic function of
(A) Inverter.
(B) NOR gate.
(C) NAND gate.
(D) XOR gate.

Ans: C

Q. 22 Consider an inverting op amp circuit at Fig. 3 with feedback resistor equal to $100 \mathrm{~K} \Omega$ and the input resistor equal to $1 \mathrm{~K} \Omega$ with a gain of 100 if the op amp has infinite open loop gain. If the op amp has a finite open loop gain at $10^{4}$; the gain of the op amp circuit is
(A) 100 .
(B) 101 .
(C) 98 .
(D) 99 .

## Ans: D



As. Gain $=\frac{-A O L \times R_{F}}{R_{F}+R_{1}\left(1+A_{O L}\right)}=99$ Putting the values we get gain as 99
Q. 23 For standard TTL logic circuits, the values of $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are
(A) 0.8 V and 2.0 V .
(B) 0 V and 5 V .
(C) 0.4 V and 2 V .
(D) 0.4 V and 2.4 V .

## Ans: D

$\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \& \mathrm{~V}_{\mathrm{OL}}=0.4 \& \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$
Q. 24 An op amp with input offset voltage
$\mathrm{V}_{\text {io }}=0$ is used in the circuit shown in Fig.4. If the input bias currents $\mathrm{I}_{\mathrm{B} 1}=\mathrm{I}_{\mathrm{B} 2}=100 \mathrm{nA}$ then the value of Resistance $\mathrm{R}_{3}$, such that the output voltage is zero for zero input voltage, is
(A) $100 \mathrm{k} \Omega$
(B) $1 \mathrm{M} \Omega$
(C) $110 \mathrm{k} \Omega$
(D) $90.9 \mathrm{k} \Omega$


Fig. 4

## Ans: D

$$
\mathrm{R}_{3}=90.91 \mathrm{k}\left(\mathrm{R}_{1} 11 \mathrm{R}_{2}\right)
$$

Q. 25 In a sample and hold circuit the following statement is false
(A) Sample time is much smaller than hold time.
(B) Aperture time is the delay between the time that the pulse is applied to the switch and the actual time the switch closes.
(C) Acquisition time is the time it takes for the capacitor to charge from one voltage to another voltage.
(D) The voltage across the hold capacitor changes by $50 \%$ during hold time.

Ans: A
Q. 26 The voltage between the emitter and collector of a silicon transistor when the transistor is biased to be at the edge of saturation is:
(A) 5 volts.
(B) 10 volts.
(C) 0.1 volts.
(D) 0.3 volts.

## Ans: D

$\mathrm{V}_{\mathrm{EOS}}=0.3 \mathrm{~V}$
Q. 27 The fastest switching logic family is
(A) CMOS.
(B) TTL.
(C) DTL.
(D) ECL.

Ans: D
Q. 28 A 32 to 1 multiplexer has the following features.
(A) 32 outputs, one input and 5 control signals
(B) 32 inputs, one output and 5 control signals
(C) 5 inputs, one control signal and 32 outputs
(D) 5 inputs 32 control signals and one output

## Ans: B

Q. 29 The unity gain bandwidth of 741 OPAMP is typically
(A) 4 MHz .
(B) 2 MHz .
(D) 6 MHz .
(D) 1 MHz .

Ans: D
Q. 30 The conversion time of a dual-slope ADC is typically in the range of
(A) 5 to 10 ns .
(B) 10 to 100 ns .
(C) 100 to 200 ns .
(D) 2 to 3 ns .

## Ans: C

In dual slope low conversion time is not the primary concern.
Q. 31 In a transistor switch, the voltage change from base-to-emitter which is adequate to accomplish the switching is only about
(A) 0.2 V .
(B) 0.4 V .
(C) 0.1 V .
(D) 0.5 V .

Ans: D
0.5 V assuming silicon transistors.
Q. 32 Worst case ECL noise margins are approximately
(A) 100 mV .
(B) 50 mV .
(C) 250 mV .
(D) 400 mV .

Ans: C
Noise margin $=250 \mathrm{mv}$.
Q. 33 A certain multiplexer can switch one of 32 data inputs to its output. How many different inputs does this MUX have?
(A) 30 data inputs \& 5 select inputs.
(B) 32 data inputs and 4 select inputs.
(C) 32 data inputs and 5 select inputs.
(D) None of the above.

## Ans: C

32 data inputs and 5 select input as $\left(2^{5}=32\right)$.
Q. 34 What J-K input condition will always set 'Q' upon the occurrence of the active clock transition?
(A) $\mathrm{J}=0, \mathrm{~K}=0$
(B) $\mathrm{J}=1, \mathrm{~K}=1$
(C) $\mathrm{J}=1, \mathrm{~K}=0$
(D) $\mathrm{J}=0, \mathrm{~K}=1$

Ans: C
Q. 35 Given a MOD-14 ripple counter using J-K flip-flops. If the clock frequency to the counter is 30 KHz , then the output frequency of the counter will be
(A) 2.2 KHz .
(B) 30 KHz .
(C) 2.14 KHz .
(D) 3.2 KHz .

## Ans: C

2.14 KHz as clock frequency gets divided by $\mathrm{n}(\mathrm{n}=\mathrm{no}$ of mod).
Q. 36 The open-loop voltage gain of 741 OPAMP is typically
(A) 40 dB .
(B) 200 dB .
(C) 100 dB .
(D) 70 dB .

## Ans: C

Open loop gain $\approx 10^{5}\left(20 \log 10^{5}=100 \mathrm{~dB}\right)$
Q. 37 How many comparators would a 12-bit flash ADC require?
(A) 4000
(B) 3095
(C) 4095
(D) 2512

Ans: C
Numbers of comparators for 12 bit flash ADC

$$
\begin{aligned}
& =2^{n}-1 \\
& =2^{12}-1 \\
& =4095
\end{aligned}
$$

Q. 38 Schottky TTL gates have propagation delay time of the order of
(A) 6 ns .
(B) 5 ns .
(C) 2 ns .
(D) 8 ns .

Ans: C
Schottky TTL gates have propagation delay of order of 2 ns as the storage time delay is removed in schottky transistor.
Q. 39 The number of flip-flops required to construct a MOD-10 counter that counts from zero through decimal ' 9 ' is
(A) 8.
(B) 16 .
(C) 32 .
(D) 4 .

## Ans: D

To construct Mod-10 counter it requires to count from 0000 to 1001(9). Thus for 4 bits, 4 flipflops are required.
Q. 40 MOSRAMS are available with around
(A) 1024 memory cells.
(B) 4096 memory cells.
(C) zero memory cells.
(D) 800 memory cells.

Ans: B
Very popular SRAM. MOS memory chip is 2114 having 4096 bits.
Q. 41 A typical value of the output resistance at room temperature for the 741 OPAMP is
(A) $2 \mathrm{M} \Omega$.
(B) $20 \mathrm{~K} \Omega$.
(C) $75 \Omega$.
(D) $300 \Omega$.

## Ans: C

Q. 42 If the OPAMP specifications lists the input offset voltage as 1.2 mV , then for the circuit shown in Fig.1, the output offset voltage is
(A) 81.2 mV .
(B) 72.2 mV .
(C) 91.2 mV .
(D) 90 mV .

Ans: D

Q. 43 In a first-order high-pass active filter, if the values of the resistance and the capacitance used are $2.1 \mathrm{~K} \Omega$ and $0.05 \mu \mathrm{~F}$ respectively, then the cut-off frequency of the filter is equal to
(A) 15 KHz .
(B) 1.5 KHz .
(C) 3.5 KHz .
(D) 0.95 KHz

## Ans: B

$\mathrm{f}_{\mathrm{c}}=1.5 \mathrm{KHz}$ as $\mathrm{f}_{\mathrm{c}}=1 / 2 \pi \mathrm{RC}$
Q. 44 For a counter-type ADC, if the conversion time is around 4.1 ms then the minimum number of conversions that could be carried out each second would be approximately
(A) 150 per second.
(B) 244 per second.
(C) 90 per second.
(D) 209 per second.

Ans: B
as conversion time $=\frac{1}{f} *\left(2^{n}-1\right)$
Q. 45 Typical propagation delay of a CMOS gate ranges from
(A) 2 to 15 ns .
(B) 25 to 150 ns .
(C) 100 to 200 ns .
(D) 80 to 120 ns .

Ans: A
Q. 46 The number of address bits needed to operate a $2 \mathrm{~K} \times 8$-bit RAM are:
(A) 9
(B) 25
(C) 15
(D) 11

Ans: D
Q. 47 A one-to-sixteen demultiplexer requires
(A) 2 select input lines.
(B) 3 select input lines.
(C) 8 select input lines.
(D) 4 select input lines.

## Ans: D

As $1 * 16$ Demux requires $4\left(2^{4}=16\right)$ select lines to select one among the 16 outputs.
Q. 48 The charge coupled devices are implemented using
(A) CMOS Technology
(B) PMOS Technology
(C) MOS Technology
(D) NMOS Technology

Ans: C
Q. 49 Schottky diodes exhibit a storage time of approximately
(A) Zero sec.
(B) 20 sec .
(C) 30 ns .
(D) 32 ms .

## Ans: C

30ns storage time is reduced due to metal-semiconductor junction.
Q. 50 In an analog multiplier, if both the inputs are positive or negative then the multiplier is said to be
(A) a two quadrant multiplier.
(B) a one quadrant multiplier.
(C) a four quadrant multiplier.
(D) a three quadrant multiplier.

## Ans: C

Q. 51 The large signal differential voltage amplification of the 741 OPAMP is typically about
(A) $100 \mathrm{~V} / \mathrm{mv}$.
(B) $500 \mathrm{~V} / \mathrm{mv}$.
(C) $1000 \mathrm{~V} / \mathrm{mv}$.
(D) $200 \mathrm{~V} / \mathrm{mv}$.

Ans: C
as Gain-Bandwidth product= 1 MHz
Q. 52 If the input offset current and the average input bias current for an OPAMP are respectively 5 nA and 30 nA , then the input bias currents at each input of the OPAMP are respectively
(A) $32.5 \mathrm{nA} \& 27.5 \mathrm{nA}$.
(B) $22.5 \mathrm{nA} \& 30.2 \mathrm{nA}$.
(C) $10 \mathrm{nA} \& 16 \mathrm{nA}$.
(D) $2.5 \mathrm{nA} \& 3.02 \mathrm{nA}$.

Ans: A

$$
\begin{array}{ll}
I_{B}^{+}-I_{B}^{-}=\left|I_{0 s}\right| \quad \text { offset current }=5 n A \\
I_{B}^{+}+I_{B}^{-}=I_{\text {Bavg }} & \text { Bias current }=30 n A
\end{array}
$$

Thus input bias current at each input solving above two equations gives Ans (A)
Q. 53 In a first-order low-pass active filter, if the values of the resistance and the capacitor used are $1.2 \mathrm{~K} \Omega$ and $0.02 \mu \mathrm{~F}$ respectively, then the cut-off frequency of the filter is
(A) 3.6 KHz .
(B) 8.7 KHz .
(C) 8.2 Hz .
(D) 6.63 KHz .

## Ans: D

As $\mathrm{f}_{\mathrm{c}}=\frac{1}{2 \pi R C}$
Q. 54 A clock rate of one megahertz operating a 12-stage counter of a counter-type ADC would need a maximum conversion time of approximately
(A) 3.2 ms .
(B) 4.1 ms .
(C) 8 ms .
(D) 7.1 ms .

Ans: A
Conversion time $=\frac{1}{\mathrm{f}} \times\left(2^{\mathrm{n}}-1\right)$

$$
\mathrm{N}=12, \mathrm{f}=1 \mathrm{MHz}
$$

Q. 55 Typical propagation delay of an ECL circuit is
(A) 10 ns .
(B) 5 ns .
(C) 1 ns .
(D) 3.2 ns .

## Ans: B

5 ns - fastest logic family.
Q. 56 The number of states in its counting sequence that a ring counter consisting of ' $n$ ' flip-flops can have is
(A) $2^{\mathrm{n}}-1$
(B) $2^{\mathrm{n}-1}$
(C) $n$
(D) $2^{\mathrm{n}+1}$

Ans: C
n bit shift register connected as ring counter can count total N -states.
Q. 57 The number of select input lines required by a 1-to- 8 demultiplexer are
(A) Two.
(B) One.
(C) Four.
(D) Three.

Ans: D
1 to 8 Demux require $3\left(8=2^{3}\right)$ select lines to select one output among 8 .
Q. 58 The Maximum binary number counted by a ripple counter that uses four FlipFlop's is
(A) $(0000)_{2}$
(B) $(1011)_{2}$
(C) $(1111)_{2}$
(D) $(0101)_{2}$

Ans: C
as ripple counter with four FF's will count 16 states from zero to fifteen.
Q. 59 The cut-in voltage of the aluminium n-type Schottky diode is about
(A) 0.5 V .
(B) $0.5 \mu \mathrm{~V}$.
(C) 0.35 V .
(D) 0.35 mV .

Ans: C
as the cut in voltage becomes half due to metal - sc function.

## State True or False

Q. 60 The amplifiers in the sample and hold circuit are used to provide voltage amplification.
(A) True
(B) False

## Ans: B

Sample and hold circuit does not have amplifiers.
Q. 61 In a Chebyshev filter of odd order, the oscillatory curve of the magnitude response does not start from unity
(A) True
(B) False

Ans: B
As the magnitude response starts from unity in chebyshev odd order filters.
Q. 62 Due to its simple circuit structure, MOS circuitry is not so well suited for LSI
(A) True
(B) False

## Ans: B

Q. 63 The bit storage cells in a RAM, when high speed is required make use of a BJT
(A) True
(B) False

Ans: A
True as switching speed of BJT is high.
Q. 64 An instrumentation amplifier should not have a high CMRR
(A) True
(B) False

## Ans: B

Instrumentation Amplifier amplifies the difference of the I/P signal.
Q. 65 In a Chebyshev filter of even order, the oscillatory curve of the magnitude response starts from unity
(A) True
(B) False

## Ans: B

Magnitude response of even order Chebyshev filter does not start from unity.
Q. 66 As the gate voltage switches from a LOW voltage to a HIGH voltage, the N-MOSFET will switch from a very LOW resistance to a HIGH resistance
(A) True
(B) False

Ans: B
As the gate voltage switches from low voltage to high voltage. NMOS starts conducting and it will switch from very high resistance to low resistance.
Q. 67 The circuit for a DEMUX is basically the same as for a decoder, provided the decoder has an enable input
(A) True
(B) False

## Ans: A

DEMUX \& Decoder are same circuits with decoder has an enable input.

## PART - II

## DESCRIPTIVES

Q. 1 Explain Miller Integrator. What are the effects of the OP-AMP input offset voltage, input bias and offset currents on the performance of Miller Integrator.

## Ans:



The circuit shown realizes the mathematical operation of integration.
Writing modal equation at node (1)
$\frac{v_{i}}{R_{1}}+C_{1} \frac{d v_{o}}{d t}=o$ or $\frac{d v_{o}}{d t}=-\frac{1}{R_{1} C_{1}} v_{i}$
Integrating both sides

$$
\begin{gathered}
\int_{0}^{t} d v_{o}=-\frac{1}{R_{1} C_{1}} \int_{o}^{t} v_{i} d t \\
v_{o}(t)=-\frac{1}{R_{1} C_{1}} \int_{o}^{t} v_{i}(t) d t+v_{o}(0)
\end{gathered}
$$

Where $\mathbf{v}_{\mathbf{0}}(\mathbf{0})$ is the initial voltage on $\mathbf{C}_{\mathbf{1}}$ therefore this is initial output voltage.
This circuit provides an output voltage that is proportional to integration of the input voltage with $\mathbf{v}_{\mathbf{0}}$ being the initial condition of integration and $\mathbf{C}_{\mathbf{1}} \mathbf{R}_{\mathbf{1}}$ the integration time constant.
When $\mathbf{v}_{\mathbf{i}}=\mathbf{0}$ the above integrator works as an open loop amplifier. This is because the capacitor $\mathbf{C}_{\mathbf{1}}$ acts as an open circuit $\left(\mathbf{X}_{\mathbf{C}=}=\infty\right)$ to the input offset voltage $\mathbf{v}_{\mathbf{i o}}$. Thus the input offset voltage $v_{i o}$ and the part of input current charging capacitor $\mathbf{C}_{\mathbf{1}}$ produces the error voltage at the output of the integrator. Therefore, in the practical integrator to reduce the error voltage at the output, a resistor $\mathrm{R}_{\mathrm{F}}$ is connected in parallel to capacitor $\mathbf{C}_{\mathbf{1}}$.
Q. 2 What is a counter? How are counters broadly classified? Write at least two lines on each such classification.

Ans:
A sequential circuit that goes through a prescribed set of states upon application of input pulses is called a counter.
Types of Counters
(i) Ripple Counters

- Binary
- BCD
(ii) Synchronous Counters
- Binary
- BCD
(iii)Ring Counter

Ripple counters are those, in which the change in output of one counter flip flop triggers the next flip flop which further triggers the next one, thus the effect of input pulses is rippled through. Binary counters of this type cycle through the various binary codes.
BCD counters on the other hand cycle through the BCD code. Synchronous counters act so that a common clock pulse triggers all the flip flops at once. The ripple effect is not observed and all flip-flops flip or flop simultaneously. Here also the Binary and BCD code cycle through in the corresponding counters. In a ring counter, only one bit is high at a time and the counters are connected in a loop. Thus a k flip flop ring counter has k states.
Q. 3 Draw the circuit diagram of two stage CMOS op-amp configuration. What do you understand by systematic output dc offset voltage? How can it be eliminated?

## Ans:



Unless properly designed, this CMOS OPAMP circuit exhibits a type of input offset voltage that can be present even if all appropriate devices are perfectly matched. This predictable systematic offset voltage at input causes systematic output offset voltage.
It can be eliminated by sizing the transistors so as to satisfy following constraint:
$\frac{(W / L)_{6}}{(W / L)_{4}}=\frac{(W / L)_{7} \times 2}{(W / L)_{5}}$
Q. 4 Draw the circuit diagram of a CMOS inverter and explain its operation.

## Ans:

CMOS Inverter: It is most widely used in chip design. This operates with very little power loss. CMOS inverter has good logic buffer characteristics as its noise margin in both low and high states are large. CMOS does not contain any resistors which makes it more power
efficient. When $V_{i n}=V_{D D}, Q_{n}$ turns on and $Q_{p}$ turns off therefore $V_{\text {out }}=0$ volts (logic 0 ), and since transistors are connected in series, the current $I_{D}$ is very small. When $V_{i n}=0 V, Q_{p}$ turns on and $\mathrm{Q}_{\mathrm{n}}$ turns off and $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{DD}}$ (logic 1). So output is inverted version of input voltage.


Transfer characteristic of CMOS inverters.
Q. 5 The transfer function of a two port network is given by $T(s)=\frac{z_{2}}{z_{1}+z_{2}}$ where $z_{1}$ and $z_{2}$ represent any impedances. Explain how the following passive filters can be realized from this network.
a) Bandpass filter.
b) Notch filter.
c) All pass filter.

Ans:

1) Putting $Z_{1}=S L_{1}+1 / \mathrm{SC}_{1} \& Z_{2}=R_{1}$
$\mathrm{T}(\mathrm{S})=\frac{R_{1}}{S L_{1}+1 / S C_{1}+R_{1}}=\frac{S C_{1} R_{1}}{S^{2} L_{1} C_{1}+S C_{1} R_{1}+1}$....BandPass Filter
2) Putting $Z_{1}=R_{1} \& Z_{2}=S_{1}+1 / S_{1}$
$\mathrm{T}(\mathrm{S})=\frac{\mathrm{SL}_{1}+1 / \mathrm{SL}_{1}}{\mathrm{SL}_{1}+1 / \mathrm{SL}_{1}+\mathrm{R}_{1}}=\frac{\mathrm{S}^{2} \mathrm{~L}_{1} \mathrm{C}_{1}+1}{\mathrm{~S}^{2} \mathrm{~L}_{1} \mathrm{C}_{1}+\mathrm{SC}_{1} \mathrm{R}_{1}+1} \ldots .$. Notch Filter
3)Transfer function of All pass Filter
$T(S)=\frac{1-S R C}{1+S R C}$
Q. 6 With proper diagram explain the operation of dual slope A/D converter and charge redistribution A/D converter. Compare their advantages and disadvantages.

Ans:


The charge redistribution A/D converter utilizes binary weighted capacitor array, a voltage comparator and analog switches; control logic. Capacitor $\mathrm{C}_{\mathrm{T}}$ serves the purpose of terminating the capacitor array making total capacitance of the array equal to desired value of 2 C .

## The operation has 3 phases: a) Sample phase, b) Hold phase c) Charge- redistribution phase.

a) Sample phase: In this phase, switch $S_{B}$ is closed, thus connecting the top plate of all capacitors to ground and setting $\mathrm{V}_{0}$ to zero. Meanwhile switch $\mathrm{S}_{\mathrm{A}}$ is connected to analog input voltage $\mathrm{V}_{\mathrm{A}}$ which appears across all capacitors resulting in a stored charge of $2 \mathrm{CV}_{\mathrm{A}}$. Thus, a sample of $\mathrm{V}_{\mathrm{A}}$ is taken and a proportionate amount of charge is stored on capacitor array.
b) Hold phase: In this phase, switch $S_{B}$ is opened and switches $S_{1}$ to $S_{5}$ and $S_{T}$ are thrown to the ground side. Thus top plates are open circuited while bottom plates are grounded. Since no discharge path is provided, capacitor charges remain constant, with total equal to $2 \mathrm{CV}_{\mathrm{A}}$. So, voltage at top plate becomes $-\mathrm{V}_{\mathrm{A}}$. Finally $\mathrm{S}_{\mathrm{A}}$ is connected to $\mathrm{V}_{\mathrm{REF}}$.
c) Charge-redistribution phase: In this phase, switch $S_{1}$ is connected to $V_{\text {REF }}$ (through $\mathrm{S}_{\mathrm{A}}$ ). The circuit then consists of $\mathrm{V}_{\mathrm{REF}}$, a series capacitor C and a total capacitance to ground of value $C$. The capacitive divider cause of a voltage increment of $\mathrm{V}_{\mathrm{REF}} / 2$ to appear on top plates. None if $\mathrm{V}_{\mathrm{A}}$ is greater then $\mathrm{V}_{\mathrm{REF}} / 2$, the net voltage at the top plate will remain negative which means that $S_{1}$ will be left in its new position as we move on the switch $S_{2}$. If $\mathrm{V}_{\mathrm{A}}$ was smaller then $\mathrm{V}_{\mathrm{REF}} / 2$, then the net voltage at the top-plate would become positive. The comparator will detect this situation and signal the control logic to return $S_{1}$ to its ground position and then to move on to $S_{2}$
Next, switch $S_{2}$ is connected to $V_{\text {REF }}$ which causes a voltage increment of $V_{\text {REF }} / 4$ appear on top plate.


Digital output
Q. 7 Explain the operation of sample \& hold circuit. Discuss its applications.

## Ans:



Here, the MOSFET is used as a switch and OPAMP as a buffer. The switch is put on by applying a positive pulse on the gate. The capacitor gets charged with the required value with RC time constant. Sample \& hold circuit can be used to produce samples of analog voltage which can be used in a analog to digital converter (ADC). The input voltage $\mathrm{V}_{\mathrm{i}}$ to be sampled is applied at the drain. When control voltage is high MOSFET is ON and capacitor is charged up to the value of input signal, and the same voltage is available at the output. When Vc is zero the MOSFET is OFF and acts as open circuit. The only discharge path of capacitor is through OPAMP. However the input impedance of voltage follower is very high, hence the voltage across capacitor is retained.


WAVEFORMS
Q. 8 What types of doping should be used in a switching diode. What is reverse recovery time?

## Ans:

In switching diodes a lightly doped neutral region is made whose length is shorter than a minority carrier diffusion length. In this case the stored charge for forward conduction is very small since most of the injected carriers diffuse through the lightly doped region to end contact. When such a diode is switched to reverse conduction, very little time is required to eliminate the stored charge in the narrow neutral region.
A second approach is to add efficient recombination centres to the bulk material. For Si diode, Au doping is useful for this purpose. To a good approximation the carrier the carrier lifetime varies with the reciprocal center concentration.
The total time required for the reverse current to decay to $10 \%$ of its maximum magnitude is defined as recovery time.
Q. 9 Explain the operation of a MOSFET analog switch with suitable circuit diagram.

## Ans:

MOSFET as analog switch: In applications where need arises to switch analog signal, the switch is said to be analog switch. Following is a circuit of analog switch using N MOS transistor


Fig (a)


Fig (b)


Fig (c)

Let input voltage $\mathrm{V}_{\mathrm{A}}$ be in the range of $\pm 5 \mathrm{~V}$. In order to keep the substrate-to-source and substrate-to-drain pn junction reverse biased at all times, the substrate terminal is connected to -5 V . The control voltage $\mathrm{V}_{\mathrm{c}}$ is used to turn the switch on and off .Let us assume that the device has a threshold voltage $\mathrm{V}_{\mathrm{t}}=2 \mathrm{~V}$. Then in order to turn the transistor on for all possible input signal levels the high value of $\mathrm{V}_{\mathrm{c}}$ should be +7 V and to turn off transistor for all possible input voltage levels the low value of $\mathrm{V}_{\mathrm{c}}$ should be a maximum of -3 V .
MOSFET is a symmetrical device, with the source and the drain interchangeable. The operation of the device as switch is based on this interchangeability of roles. Whichever of the two terminals a and b is at higher voltage acts as the drain. Thus if analog input voltage is positive say +4 V then terminal $a$ acts as drain and $b$ as source. Then the circuit takes the form as shown in figure (b) above. The device will operate in triode region and output voltage will be very close to the input analog signal level of +4 v . On the other hands if the input signal is negative say -4 v then terminal b acts as the drain. The circuit takes the form shown in figure (c). Again device operates in triode region and $\mathrm{V}_{0}$ will be only slightly higher than analog input signal level of -4 V .
Q. 10 What property of Schottky diode make it suitable for fast switching? Explain .

## Ans:

The schottky barrier diode is formed by bringing metal into contact with a moderately doped n-type semiconductor. In schottky diode current is conducted by majority carriers. Thus it does not exhibit the minority-carrier charge storage effect; as a result diodes can be switched on to off vice versa much faster than is possible with p-n junction diode.
Q. 11 Implement the following Boolean expressions by synthesizing Pull up and Pull down networks:
(i) $\mathrm{Y}=\overline{\mathrm{AB}}$.
(ii) $\mathrm{Y}=\overline{\mathrm{A}(\mathrm{B}+\mathrm{CD})}$.
(iii) $\mathrm{Y}=\mathrm{A} \overline{\mathrm{B}}+\overline{\mathrm{A}} \mathrm{B}$.

Ans:
(i) $\mathrm{Y}=\overline{\mathrm{AB}}$

Pull down network (PDN) can be synthesized by expressing $\overline{\mathrm{Y}}$ as function of uncomplemented variables. We consider input combination that requires Y to be low.

$$
\begin{aligned}
\mathrm{Y} & =\overline{\mathrm{AB}} \\
& =\overline{\mathrm{A}}+\overline{\mathrm{B}}
\end{aligned}
$$

This requires that both A and B to be high. Thus PDN consists of two NMOS transistors in series.
To synthesize Pull up network (PUN), we consider the input combination that result in Y being high. From $\mathrm{Y}=\overline{\mathrm{AB}}$, it requires that for Y to be high, A or B to be low.
(ii) PUN $\mathrm{Y}=\overline{\mathrm{A}(\mathrm{B}+\mathrm{CD})}$ $=\overline{\mathrm{A}}+\overline{(\mathrm{B}+\mathrm{CD})}$
$=\overline{\mathrm{A}}+\overline{(\mathrm{B}} . \overline{\mathrm{CD})}$
$=\overline{\mathrm{A}}+\overline{\mathrm{B}} \cdot(\overline{\mathrm{C}} \cdot \overline{\mathrm{D}})$
$=\overline{\mathrm{A}}+\overline{\mathrm{B}} \cdot(\overline{\mathrm{C}}+\overline{\mathrm{D}})$,
Y is high for A low or B low and either C or D low.

PDN

$$
\mathrm{Y}=\overline{\mathrm{A}(\mathrm{~B}+(\mathrm{D})}
$$



For Y to be low, A should be high and simultaneously either B high or C and D both high.

(iii) $\mathrm{Y}=\mathrm{A} \overline{\mathrm{B}}+\mathrm{B} \overline{\mathrm{A}}$

Q. 12 Explain the following logic families and compare their performances.
(i) ECL.
(ii) TTL

Ans:
(i)ECL (Emitter Coupled Logic) is recommended in high frequency applications where its speed is superior.

## Justification:

1. It is non saturated logic, in the sense that transistors are not allowed to go into saturation. So, storage time delays are eliminated and therefore the speed of operation is increased.
2. Currents are kept high, and the output impedance is so low that circuit and stray capacitances can be quickly charged and discharged.
3. The limited voltage swing. (i.e. the logic levels are chosen close to each other)

## Important features:

1. One advantage of differential input try in ECL gates is that it provides common mode rejection - power supply noise common to both sides of the differential configuration is effectively cancelled out.
2. Also, since the ECL output is produced at an emitter follower, the output impedance is desirably low. As a consequence, the ECL gates not only have a larger fan out but also are relatively unaffected by capacitive loads.
(ii) TTL stands for "Transistor - Transistor Logic". It is the most popular logic family and also the most widely used bipolar digital IC family. It uses transistors operating in saturated mode. Good speed, low manufacturing cost, wide range of circuits and availability in SSI and MSI are its merits.
The open collector arrangement is much slower than the totem pole arrangement, because the time constant with which the load capacitance charges in this case is considerably larger. (In the case of totem pole output, it is active pull up. Thus the output rises fast). For this reason, the open collector circuits should not be used in applications where switching speed is a principal consideration.
Q. 13 How ECL and TTL logic families are interfaced with each other.

Ans:
Interfacing of ECL and TTL with each other: In interfacing between TTL and ECL gates, the logic levels between two systems are entirely different therefore level shifting circuits are required to be used between these gates. For TTL to ECL and ECL to TTL, two level translator IC's are available- MC 10 H124.
common strobe


The logic levels of translator circuit are
$\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$
$\mathrm{V}_{\mathrm{OH}}=-0.98 \mathrm{v}, \mathrm{V}_{\mathrm{OL}}=-1.63 \mathrm{~V}$
For TTL IC we have $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$. Comparing the $\mathrm{O} / \mathrm{P}$ logic levels of TTL and I/P logic levels of translator IC we find
$\mathrm{V}_{\mathrm{IH}}$ (Translator) $<\mathrm{V}_{\mathrm{OH}}$ (TTL)
$\mathrm{V}_{\mathrm{IL}}$ (Translator) $>\mathrm{V}_{\mathrm{OL}}$ (TTL)
This shows that the I/P logic levels of translator are compatible with the O/P logic levels of TTL
Similarly

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}(\mathrm{ECL})<\mathrm{V}_{\mathrm{OH}} \text { (Translator) } \\
& \mathrm{V}_{\mathrm{IL}}(\mathrm{ECL})>\mathrm{V}_{\mathrm{OL}}(\mathrm{TTL})
\end{aligned}
$$

A
B


Strobe
TTL to ECL Translator
Q. 14 With a suitable circuit diagram explain how a four bit binary full adder works. How this 4 -bit adder can be used as substracter.

## Ans:



4 bit Adder
Operation: The first $\mathrm{FA}_{0}$ adding the $\mathrm{LSB}, \mathrm{A}_{0}$ and $\mathrm{B}_{0}$ is essentially a half adder whose sum bit is $A_{0} \oplus B_{0}$ and $\mathrm{C}_{\text {out }}=\mathrm{A}_{0} \mathrm{~B}_{0}$ since $\mathrm{C}_{\text {in }}$ is set to 0 . The $\mathrm{C}_{\text {out }}$ of the addition of LSB's is carried over to the addition of next bits i.e. $\mathrm{A}_{1}, \mathrm{~B}_{1}$ which are added using a full adder, $\mathrm{FA}_{1}$ This procedure continues with all the next adders being full adders till the MSB's, $\mathrm{A}_{3}$ and $\mathrm{B}_{3}$. The final sum is $S_{3} S_{2} S_{1} S_{0}$ where $S_{3}$ is the MSB and $S_{0}$ is the LSB.


4 bit Subtractor
The subtraction is performed using two's complement as $A+\bar{B}+1$. If $\mathrm{B}=1$, then Output of XOR gate is 0 . If $\mathrm{B}=0$, then output is 1 . Thus a four bit adder is converted into a subtractor by connecting bits of input number $B$ as one of the input of XOR gate. The second input of XOR gate is kept as logic 1 . Now when $\mathrm{I} / \mathrm{P} \mathrm{B}=0$ then output of XOR gate is 1 and if $\mathrm{B}=1$ then output is 0 . Now 1 is added to this complimented number so that we get $\bar{B}+1$. These input's are applied to the B input of the adder and at the output, we will get the output as $A+\bar{B}+1$
Q. 15 Explain the operation of a BCD to decimal decoder.

## Ans:

BCD to Decimal DecoderThis is a type of decoder which decodes the BCD input in decimal. There are four input's and ten output's and depending on the input combinations the corresponding output line is high.


| W | X | Y | Z | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{8}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Now Ten K- maps are required to get the ten outputs from $\mathrm{D}_{0}$ to $\mathrm{D}_{9}$. Instead of making ten Kmaps, we make only one K-map and make the entries as follows:

| $\mathrm{wx} / \mathrm{yz}$ | 00 | 01 | -1 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ |
| 01 | $\mathrm{D}_{4}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |
| 11 | x | x | x | x |
| 10 | $\mathrm{D}_{5}$ | $\mathrm{D}_{9}$ | x | x |

While solving for $\mathrm{D}_{0}$ consider $\mathrm{D}_{0}$ as high and all other D's as zero. Some of the functions are
$\mathrm{D}_{0}=\mathrm{w}^{\prime} \mathrm{x}^{\prime} \mathrm{y}^{\prime} \mathrm{z}^{\prime} \quad \mathrm{D}_{1}=$ w'x'y'z
$\mathrm{D}_{2}=\mathrm{x}^{\prime} \mathrm{yz}$ ' (by combining with don't care at 1010)
$\mathrm{D}_{3}=\mathrm{x}$ 'yz (by combining with don't care at 1011)
$\mathrm{D}_{4}=x y^{\prime} z^{\prime}$
$\mathrm{D}_{5}=x y^{\prime} \mathrm{z}$
$\mathrm{D}_{6}=\mathrm{xyz}$,
$\mathrm{D}_{7}=\mathrm{xyz}$
$\mathrm{D}_{8}=\mathrm{wz}$ ' (three don't cares)
$\mathrm{D}_{9}=\mathrm{wz}$ (three don't cares)
Now this can be implemented using AND gates
Q. 16 Explain the following with timing diagram.
(i) JK flip-flop.
(ii) Clocked SR flip-flop.

Ans:
(i) JK Flip-flop: JK flip flop is a single bit storage device which came into the picture to overcome the disadvantages of RS flip flop. This disadvantage was Race-around condition. The following excitation table shows what flip-flop inputs are required in order to make a desired state change.

| $\mathbf{Q ( t )}$ | $\mathrm{Q}(\mathrm{t}+1)$ | $\mathbf{J}$ | K | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | x | No change/reset |
| 0 | 1 | 1 | x | Set/complement |
| 1 | 0 | x | 1 | Reset/complement |
| 1 | 1 | x | 0 | No change/set |

Truth Table

| $\mathbf{J}$ | K | $\mathrm{Q}(\mathrm{t}+1)$ | Operation |
| :--- | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{Q}(\mathrm{t})$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $\mathrm{Q}^{\prime}(\mathrm{t})$ | Complement |



## Logic Symbol

JK flip-flops are good because there are many don't care values in the flip-flop inputs, which can lead to a simpler circuit.


## Circuit of JK Flip Flop



Example waveforms for J K Flip Flop
(ii) Clocked S/R flip flop


Gircuit of SR flip flop

## Characteristic table

| clk | S | R | $\mathrm{Q}_{\mathrm{t}+1}$ |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | X | X | $\mathrm{Q}_{\mathrm{t}}$ | No Change |
| 1 | 0 | 0 | $\mathrm{Q}_{\mathrm{t}}$ | No Change |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 |  | Forbidden (?) |

There are two inputs $S(S e t)$ and $R$ (Reset). When clock is enabled (clk=1) and both the inputs are 0 then flip flop does not change the state. $\mathrm{S}=1$ and $\mathrm{R}=0$ sets the Q output, whereas $\mathrm{S}=0$, $\mathrm{R}=1$ resets Q output. $\mathrm{S}=\mathrm{R}=1$ input condition is forbidden as both output Q and $\overline{\mathrm{Q}}$ will try to become 1 . This is regarded as invalid circuit operation. when $\mathrm{clk}=0$ output will always retain the previous state.

## Characteristic equation for RS flip flop is

$$
\mathrm{Q}_{\mathrm{t}+1}=\left(\mathrm{S}+\overline{\mathrm{R}} \mathrm{Q}_{\mathrm{t}}\right)
$$



Timing wave form for SR flip-flop
Q. 17 Write short notes on any TWO of the following:
(i) RAM \& PROM.
(ii) Seven segment display system.
(iii) Shift register.

Ans:
(i) RAM and PROM

A memory unit is a collection of storage cells together with associated circuits needed to transfer information in and out of the device. The time it takes to transfer information to or from any desired random location is always same, hence the name RAM(Random Access Memory). It is used for storing temporary data as it is volatile. The variables required for a particular program are stored. Here RAM can perform both read and write operations. Therefore all the variables during the ALF are stored here. The static RAM (SRAM) consists of internal latches that store the binary information. The stored information remains valid as long as power is there. The dynamic RAM stores information in the form of charges on capacitor. The capacitors are provided inside the chip by MOS transistors. The stored charge tends to get discharged with time and the charge has to be periodically refreshed.
DRAM offers reduced power consumption and larger storage capacity in a single memory chip. SRAM is easier to use and has shorter read and write cycles.
When production in small quantities is required a PROM or programmable read only memory is used. When ordered PROM units contain all the fuses intact giving all 1's in the bits of stored words. The fuses in PROM are blown using application of a high voltage pulse to the device through a special pin. A blown fuse gives a binary ' 0 ' state. This allows the user to program it in the lab. Special programmes are used for this. The hardware procedure for programming ROMs is irreversible \& once programmed the pattern is irreversible. The

EPROM is erasable and can be restructured. When EPROM is placed under special ultraviolet light for a given period of time, the short wave radiations discharge the internal floating gates. But individual bits can't be reprogrammed as in case of EEPROM. The programming takes lot of time, about 30 min and the whole ROM is reprogrammed. The device has to be removed from its socket to reprogram it.
(ii) Seven Segment display systems:

This system accepts BCD numbers as input and there are seven outputs which are connected to seven LED's. According to the display required corresponding LED's are made high. For example if 'Two' is to be displayed then $\mathrm{a}, \mathrm{b}, \mathrm{e}, \mathrm{d}$ and g should be high and others are keptlow.


| W | X | Y | Z | a | b | c | d | e | f | g |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

Truth table

The input combinations 1010 to 1111 are invalid combinations so they can be treated as don't care conditions while solving the K-maps. Now seven K-maps for $\mathrm{a}, \mathrm{b}, \mathrm{c}, \ldots . \mathrm{g}$ are solved in terms of I/P's ${ }^{\text {s }}$ BCD number wxyz and implemented using AND-OR or NAND-NAND gates.
(iii) Shift Register: A register is a group of flip flops. Each flip flop is capable of storing one bit of information. An $n$ bit register is capable of storing $n$ bite of binary information. A register capable of shifting its binary information in one or both direction is called a shift register. It consists of a chain of flip flops in cascade, with the output of one flip flop connected to the input of the next flip flop. All flip flops receive common clock pulses, which activate the shift from one stage to the next.


This is a 4 bit shift register. The output of a given flip - flop is connected to the $D$ input of the flip - flop at its right. Each clock pulse shifts the contents of the register one bit position to the right. The serial input determines what goes into the left most flip flop during the shift. Serial output is taken from the output of the right most flip flop. This is a right shift operation. We can also construct a left shift register where inputs are inserted from right and output is taken from the left. If the flip flop outputs of a shift register are accessible then information entered serially by shifting can be taken out in parallel manner from the flip flop's. If a parallel load capability is added to shift register then data entered in parallel can be taken out in serial fashion by shifting the data stored in the register.
Q. 18 What are the requirements of the output stage of an OPAMP? Write the circuit of the output stage of the $\mu \mathrm{A} 741$ OPAMP.

## Ans:

Requirements of the output stage of an OPAMP:

- Should have low output impedance. Should be able to supply relatively large load currents without dissipating large amount of power.
- Should have a considerably large current gain so as to provide power amplification.
- Should be properly designed so as to have minimum parasitic capacitances.


## Circuit for the output stage of OPAMP

- Output stage is class AB push-pull stage with $\mathrm{Q}_{1} \& \mathrm{Q}_{2}$ (Minimizing crossover distortion)
- $\mathrm{Q}_{3} \& \mathrm{Q}_{4}$ provide means of short circuit protection when o/p is a ceidently connected to grand.
- $\mathrm{Q}_{5} \& \mathrm{Q}_{6}$ help in biasing the transistors to work in class AB mode.
- Output impedance 75 r
- Output voltage swing-: $\mathrm{Vo}_{\text {max }}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {cesat }}-\mathrm{V}_{\mathrm{BE}} \mathrm{Vomin}_{=}-\mathrm{V}_{\mathrm{EE}}+\mathrm{V}_{\mathrm{CESAT}}+2 \mathrm{~V}_{\mathrm{EB}}$.
- Max output current (sinking or sourcing) $=20 \mathrm{MA}$

Q. 19 Why do you require dc level shifting in OPAMPs? What are the requirements of the level shifting stage? Write a typical circuit for measuring the input bias current of an OPAMP and explain the procedure for measurement.

Ans:
DC level shifting in OPAMPS
Because of the multiple gain stages used in an OPAMP, the DC level needs to be restored before signal can be fed into the next gain stage. Thus DC level shifting is required.

## Requirements for level shifting stage:-

- Should bring the dc level of the signal down to zero without affecting the ac component of the signal.
- Should have high input impedance and low output impedance to the a.c. component as it behaves as an intermediate stage coupling two stages in an OPAMP.
Circuits for measuring input bias current of an OPAMP are:
Assumptions

$$
\begin{aligned}
& -\mathbf{V}_{\mathrm{i} 0}=\mathbf{0} \\
& \mathbf{I}_{\mathrm{B} 1}=\mathbf{I}_{\mathrm{B} 2}=\mathbf{I}_{\mathrm{B}}-\mathbf{I}_{\mathbf{i} 0}
\end{aligned}
$$



## Procedure:

- Measure $\mathbf{V}_{\mathbf{0 1}}$
$\frac{+V o_{1}}{R_{f}}=I_{B 1}$
$V o_{1}=I_{B 1} R_{F} \quad-(i)$

$$
I_{B 1}=\frac{V_{O 1}}{R_{F}}
$$

- Measure $\mathbf{V}_{\mathbf{0} 2}$
$I_{B 1}=\frac{V_{o_{2}}-V}{R_{F}}-\frac{V}{R_{1}}=\frac{V_{o 2}}{R_{F}}-V\left(\frac{1}{R_{1}}+\frac{1}{R_{F}}\right)$
From (i)

$$
\begin{aligned}
& V\left(R_{F} \| R_{1}\right)^{-1}=\frac{V_{O_{2}}}{R_{F}}-\frac{V_{o_{1}}}{R_{F}} \\
& V=\left(\frac{R_{1} * R_{F}}{R_{F}+R_{1}}\right)\left(\frac{V_{O 2}}{R_{F}}-\frac{V_{01}}{R_{F}}\right)-(i i) \\
& V=-I_{B 2} \quad\left(\mathrm{R}_{\mathrm{F}} \mathrm{R}_{1}\right) /\left(\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{1}\right)--- \text { (iii) }
\end{aligned}
$$

From (ii) and (iii)

$$
\begin{aligned}
& I_{B 2}\left(R_{F} \| R_{1}\right)=\left(\frac{R_{1} R_{F}}{R_{1}+R_{F}}\right)\left(\frac{V_{o_{1}}-V_{o_{2}}}{R_{F}}\right) \\
& I_{B 2}=\frac{V_{o_{1}}-V_{o_{2}}}{R_{F}}
\end{aligned}
$$

Q. 20 What is an active filter? What is the role of the amplifier of the active filter? What are the limitations of active filters?

## Ans:

Active Filters
A filter comprising of active elements such as OPAMPS, current conveyors etc along with passive elements so as to provide amplification along with filtering are called active filters.
Role of Amplifier is an active filter:
a) To provide a pass band gain.
b) To provide buffering action to isolate the filter with the output stage.
c) Improve the Q factor of the filter by using +ve feedback and improve tunability
d) To realize universal filters

## Limitations of active filters:

- Circuit more complex than conventional passive filters. Problems of instability and ringing.
- Dependence of filter parameters on device parameters which are difficult to control (like gain of OPAMP) and sensitive to temperature variations.
- Limited in usage up to medium frequencies. Difficult to realize an active filter at VHF owing to the limitation of OPAMPS.
Q. 21 Design a combinational circuit that accepts a 3-bit number as input and generates an output binary number equal to the square of the input number using ROM.

Ans:
The maximum no that can be at the $\mathrm{o} / \mathrm{p}$ is $(7)^{2}=49=110001$
Thus the output will be of 6 bit max

| $\mathbf{x}$ | $\mathbf{y}$ | $\mathbf{z}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ | Decimal |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 25 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 36 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 49 |

From the truth table we can see that F is always equal Z and output E is always 0 ; so this is a constant. So we need to generate only 4 outputs with ROM. So minimum size of ROM needed must have 3 inputs and 4 outputs. Three inputs specify eight words so the ROM must be of size $8 \mathrm{X} 4 . \mathrm{x}, \mathrm{y}, \mathrm{z}$ are three inputs and $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D are four outputs of the ROM.

Q. 22 What are the advantages of switched capacitor filters? Design a switched capacitor integrator for critical frequency of 20 Hz . Assume frequency of clock as 2 KHz . Compare with an RC integrator.

Ans:
Advantages of Switched capacitor filters:

- No need of resistances which occupy a large space on chip and difficult to fabricate.
- Easy to simulate large value of resistances with available capacitances by changing the clock frequency.
- Easy to tune the circuit electronically as resistance and hence the filter parameters such as cut off frequency and Q-factor depend on the clock frequency.
- Suited for large scale integration of circuits for analog application.

An RC integrator is given below and transfer function is given as


$$
\frac{V_{o}}{V_{i}}=\frac{-1}{s R_{i} C_{F}}=\frac{-1}{j\left(f / f_{0}\right)}
$$

$$
\mathbf{f}_{0}=\frac{\mathbf{1}}{2 \pi \mathbf{R}_{1} \mathrm{C}_{\mathrm{f}}} \quad ; \text { unity gain frequency }
$$

The resistor R can be replaced by a switched capacitor $\mathrm{C}_{1}$ as shown below.


$$
\text { Here } \quad \mathbf{R}_{\mathbf{1}}=\frac{\mathbf{1}}{\mathrm{C}_{1} \mathrm{f}_{\mathrm{ck}}} \quad \text { where } \mathrm{f}_{\mathrm{ck}}=\text { clock frequency }
$$

Design: given $\mathbf{f}_{\mathbf{0}}=\mathbf{2 0 H z}, \mathbf{f}_{\mathrm{ck}}=\mathbf{2} \mathbf{K H z}$.

$$
20=\frac{\mathrm{C}_{1}}{\mathrm{C}_{\mathrm{F}}} \quad \frac{\mathrm{f}_{\mathrm{ck}}}{2 \pi} \quad \Rightarrow \frac{\mathrm{C}_{\mathrm{F}}}{\mathrm{C}_{1}}=15.9
$$

So we choose $\mathrm{C}_{\mathrm{F}}=15.9 \mathrm{pF}$ and $\mathrm{C}_{1}=1 \mathrm{pF}$.
For RC integrator if we take $\mathrm{R}_{1}=10 \mathrm{~K} \Omega$ then $\mathrm{C}=0.79 \mu \mathrm{~F}$. This is a large value of capacitance. If we choose small value of capacitance let us say 10 nF then $\mathrm{R}_{1}=0.795 \mathrm{M} \Omega$. Fabrication of high value of R and C is not practical for a monolithic circuit, so switched capacitance is a better choice.
Q. 23 Write the general structure of a PLA. Write the logic diagram of a general $\mathrm{n} \times \mathrm{p} \times \mathrm{m}$ PLA. How are PLAs characterised?

Ans: Input


## General structure of PLA

PLAs along with PAL \& ROM are included in the more general classification of IC's called Programmable Logic Devices (PLDs).
In each case input signals are presented to an array of AND gates while the outputs are taken from an array of OR gates. The PLA is much more versatile than PROM \& PAL since both its AND gate array \& OR gate array are fusible linked and programmable.

Q. 24 Write the logic diagram, truth table, and the logic symbol of a positive-edge-triggered T flip-flop.
(3)

## Ans:

Positive edge triggered T-Flip Flop.
Logic Diagram:


## Truth table

| $\mathrm{Q}(\mathrm{t}=\mathrm{o})$ | T | $\mathrm{Q}(\mathrm{t}=1)$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Characteristic equation: $\mathrm{Q}(\mathrm{t}=1)=\mathrm{TQ}^{\prime}+\mathrm{T}^{\prime} \mathrm{Q}=\mathrm{T}+\mathrm{Q}$

## Logic Symbol:


Q. 25 Briefly explain the operation of an antilog amplifier circuit that uses two OPAMPS.

Ans: Antilog amplifier


From the figure above

$$
\begin{aligned}
& V_{Q 1 B E}=\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}} \\
& V_{Q 2 B E}=\frac{K T}{q} \ln \frac{e_{\text {ref }}}{R_{i} I_{s}}
\end{aligned}
$$

Since the base of Q1 is tied to ground $V_{A}=-V_{Q 1 B E}$, therefore
$V_{A}=-\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}}$
$\mathrm{V}_{\mathrm{B}}$ is the base voltage of $\mathrm{Q}_{2}$ and is output from the $\mathrm{R}_{2}, \mathrm{R}_{\mathrm{TC}}$ voltage divider.

$$
V_{B}=V_{Q 2 \text { Base }}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}
$$

The voltage at the emitter of $\mathrm{Q}_{2}$ is

$$
V_{Q 2 E}=V_{Q 2 b a s e}+V_{Q 2 B E}
$$

On substitution, we get

$$
V_{Q 2 E}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}-\frac{K T}{q} \ln \frac{e_{r e f}}{R_{i} I_{s}}
$$

But the emitter of $\mathrm{Q}_{2}$ is $\mathrm{V}_{\mathrm{A}}$ thus
$V_{A}=-\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}-\frac{K T}{q} \ln \frac{e_{\text {ref }}}{R_{i} I_{s}}$
$\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}=-\frac{K T}{q}\left(\ln \frac{V_{\text {load }}}{R_{i} I_{s}}-\ln \frac{e_{\text {ref }}}{R_{i} I_{s}}\right)$
$-\frac{q}{K T} \frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}=\ln \frac{V_{\text {load }}}{e_{\text {ref }}}$
$\frac{V_{\text {load }}}{e_{\text {ref }}}=10^{-K e_{\text {in }}}$

## therefore

$V_{\text {load }}=e_{\text {ref }} 10^{-K e_{\text {in }}}$
Where $K=0.4343 \frac{q}{K T} \frac{R_{T C}}{R_{2}+R_{T C}}$
Q. 26 Briefly explain how the speed of a transistor response can be improved by preventing the transistor from going into saturation.

## Ans:

The storage delay time can be reduced considerably by preventing the transistor from going into saturation. One way of achieving this is to connect a Schottky diode between the base and collector of the transistor. When the transistor is in the active region, the diode D is reverse based. The diode conducts when the base-collector junction voltage falls to about 0.4 v and does not allow the collector junction voltage to fall lower than 0.4 V below the base voltage. Hence the collector junction is not sufficiently forward-biased and the transistor is thus prevented from entering into Saturation.

Q. 27 Comment on the switching speeds in FET devices.

Ans:
Comment on the switching speeds in FET devices:
FET devices are slower in terms of operating speed and are susceptible to static charge damage. For MOS logic, $\mathrm{t}_{\mathrm{pd}}=50 \mathrm{~ns}$. The propagation delay associated with MOS gate is large (50ns) because of their high output resistance $(\approx 100 \mathrm{k} \Omega$ ) and capacitive loading present at the driven gates.
Thus, if we apply a square pulse at the gate of an FET, the gate voltage takes some time to rise due to the input capacitance $\&$ thus switching becomes slower.
Q. 28 What are the advantages of CMOS gates? Briefly explain an NMOS two-input NAND gate. Assume that positive logic is intended. What is 'SOS' as used in IC technology?

Ans:
The CMOS logic family uses both P and N channel MOSFETs in the same circuit to realize several advantages over PMOS and NMOS families. The CMOS family is faster and consumes less power than other MOS families. CMOS devices can be operated at higher voltage resulting in increased noise immunity.
NMOS and input NAND gate
The following fig shows two input NMOS NAND gate \& its equivalent circuit for different possible combinations of inputs in terms of resistance values of transistors in ON and OFF positions.

'SOS' is a relatively new IC fabrication technology named as "silicon-on-Saphire"
Q. 29 What is TTL? Illustrate the simplest and most elemental form of a TTL gate by a sketch and explain its operation when the input to the gate is 'HIGH' and 'LOW'. What is the main reason for the speed limitation of TTL? How can this be eliminated?

## Ans:

TTL stands for "Transistor - Transistor Logic" It is the most popular logic family and also the most widely used bipolar digital IC family. It uses transistors operating in saturated mode. Good speed, low manufacturing cost, wide range of circuits and availability in SSI \& MSI are its merits.

## Open collector TTL inverter.

When the input is high, the diode D is reverse biased \& thus OFF. Moreover, transistor $\mathrm{Q}_{1}$ is in cut off mode. Thus, the current through $\mathrm{R}_{1}$ suffers a small voltage drop across the base collector junction of $\mathrm{Q}_{1}$ and hence switches on $\mathrm{Q}_{2}$. The emitter current of $\mathrm{Q}_{2}$ (which will be $(\beta+1)$ times the base current) switches transistor $Q_{3} O N$. Since the emitter of $Q_{3}$ is grounded, the collector is also at near ground potential, thus low. But when the input is low, the diode D is $F / B$ and $Q_{1}$ is $O N$. The enough base drive is not available for $Q_{2}$ to turn $O N$. As a result $Q_{3}$ is also OFF. Due to this, the collector of $\mathrm{Q}_{3}$ is floating. To prevent this, we have a passive pull up resistor, which takes the $\mathrm{O} / \mathrm{P}$ to +5 V in case $\mathrm{Q}_{3}$ is off.


Open collector TTL inverter
The open collector arrangement is much slower than the totem pole arrangement, because the time constant with which the load capacitance charges in this case is considerably larger. (In the case of totem pole output, it is active pull up. Thus the output rises fast). For this reason, the open collector circuits should not be used in applications where switching speed is a principal consideration.
Q. 30 In what type of applications is the ECL recommended? Justify its suitability in such application. Write the circuit of a 3-input ECL OR/NOR gate and mention its features. What is its logic symbol?

## Ans:

ECL is recommended in high frequency applications where its speed is superior.

## Justification:

a. It is not saturated logic, in the sense that transistors are not allowed to go into saturation. So, storage time delays are eliminated \& therefore the speed of operation is increased.
b. Currents are kept high, and the output impedance is so low that circuit \& stray capacitances can be quickly charged and discharged.
c. The limited voltage swing that is the logic levels are chosen clock to each other.


## Circuit of ECL OR/NOR Gate

## Important features:

1) One advantage of differential input circuit in ECL gates is that it provides common mode rejection - power supply noise common to both sides of the differential configuration is effectively cancelled out.
2) Also, since the ECL output is produced at an emitter follower, the output impedance is desirably low. As a consequence, the ECL gates not only have a larger fan out but also are relatively unaffected by capacitive loads.

(2) I/P ECL OR/NOR gate
(3) Symbol
Q. 31 Two binary numbers $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ and $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}\left(\mathrm{~A}_{0} \& \mathrm{~B}_{0}:\right.$ LSB's $)$ are to be added. Draw the scheme of a parallel binary adder consisting of half adders and explain its operation.

Ans:
$H_{A}$ Cascaded with another forms of $F_{A}$ (Full Adder)

## Operation:

The first $\mathrm{FA}_{0}$ adding the $\mathrm{LSB}, \mathrm{A}_{0}$ and $\mathrm{B}_{0}$ is essentially a half adder whose sum bit is $\mathrm{A}_{0}+\mathrm{B}_{0}$ and $\mathrm{C}_{\text {out }}$ since $\mathrm{C}_{\text {in }}$ is set to 0 . The $\mathrm{C}_{\text {out }}$ of the addition of LSB's is carried over to the addition of next bits i.e. $\mathrm{A}_{1}, \mathrm{~B}_{1}$ which are added using a full adder, $\mathrm{FA}_{1}$ This procedure continues with all the next adders being full adders till the MSB's, $\mathrm{A}_{3} \& \mathrm{~B}_{3}$.
The final sum is $S_{4} S_{3} S_{2} S_{1} S_{0}$ Where $S_{4}$ is the MSB and so is the LSB.
Q. 32 Explain how an S-R flip-flop can be converted into a J-K flip-flop.

Ans:
Here, we are actually given an SR flip-flop but we have to make it function like a JK Flipflop i.e. to say for all possible combination of Input to SR FlipFlop, the Outputs should be matching with that of a JK flip-flop.


## Logic Diagram

## Conversion Table

| $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q n}_{\mathbf{n}}$ | $\mathbf{Q}_{\text {n+1 }}$ | $\mathbf{S}$ | $\mathbf{R}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |


Q. 33 Briefly explain the operation of a 4-to-1 line multiplexer using AND-OR logic.

## Ans:

A multiplexer or a data selector is a N to 1 device with N Input lines and 1 Output line. The select line decides which of the Input lines sends its data to the Output line.
As per the truth table, it can be easily deduced that
$Z=\overline{S_{1}} \overline{S_{0}} D_{0}+\overline{S_{1}} S_{0} D_{1}+S_{1} \overline{S_{0}} D_{2}+S_{1} S_{0} D_{3}$


| Truth table |  |  |
| :--- | :--- | :--- |
| $S_{1}$ | $S_{0}$ | Output |
| 0 | 1 | $D_{0}$ |
| 0 | 1 | $D_{1}$ |
| 1 | 0 | $D_{2}$ |
| 1 | 1 | $D_{3}$ |

Q. 34 What is a programmable logic device? Illustrate by a neat sketch the configuration of AND and OR arrays for a PAL with 5 inputs, 8 programmable AND gates, and 4 fixed OR gates.

## Ans:

A PLD is an IC that is user configurable and is capable of implementing logic functions. It is an LSI that contains a regular structure and allows the designer to customize it for any specific application. It is programmed by the user to perform a function required for his application.

Q. 35 List the advantages of a programmable logic device over fixed function ICs.

Ans:
The advantages of PLD's over fixed function ICs are
(i) Reduction in board space requirement.
(ii) Reduction in power requirement.
(iii) Design security.
(iv) Compact circuitry.
(v) Higher switching speed.
Q. 36 Write the basic structure of a sequence generator using a shift register and design a sequence generator to generate the sequence 1101011.
(6)

Ans:
Sequence generator:


This circuit generates the prescribed sequence of bits in synchronizing with clock. The output $y$ of the next state decoder is a function of $\mathrm{Q}_{\mathrm{N}-1} \mathrm{Q}_{\mathrm{N}-2} \ldots \mathrm{Q}_{1} \mathrm{Q}_{0}$.
Design: The minimum no of flip flops, $\mathrm{N}_{1}$ required for generating a sequence of length S is given by $S \leq 2^{\mathrm{N}}-1$
In this case $\mathrm{S}=7$ thus the minimum value of $\mathrm{N}=3$.
No. of clock pulse

```
1
2
3
4
5
6
7
```


$\mathrm{Q}_{2}$ is given sequence. $\mathrm{Q}_{1}$ and $\mathrm{Q}_{0}$ are same sequence delayed by 1 and 2 clock pulses respectively since all the state in the table are not distinct so $\mathrm{N}=3$ is not sufficient.
Therefore we take $\mathrm{N}=4$. Truth table of sequence generator ( $\mathrm{N}=4$ )


The last column gives the required serial input for getting the desired change of state when a clock pulse is applied. This is obtained by assuming $D$ flip-flop and looking at the $\mathrm{Q}_{3}$ output.
The $K$ map of $Y$ for inputs $\mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ gives $\mathrm{Y}=\overline{\mathrm{Q}_{3}}+\overline{\mathrm{Q}_{1}}+\overline{\mathrm{Q}_{0}}$
Q. 37 Derive an equation for the closed loop gain of an operational amplifier circuit shown in Fig. 5 if the open loop gain of the op amp is A.


## Ans:



Let the voltage at node 1 be V
Now By KCL at node 1, we have:-
$\frac{V_{01}-V}{R_{2}}=\frac{V-V_{02}}{R_{1}}$ (As current entering the OPAMP is O )
$\mathrm{V}=\frac{\mathrm{V}_{01} \mathrm{R}_{1}+\mathrm{V}_{02} \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}$
But, By OPAMP equation, we have
$\mathrm{Vo}_{2}=\mathrm{A}(-\mathrm{V}+0)$
$\mathrm{Vo}_{2}=-\mathrm{A} \times \mathrm{V}$
From (1) \& (2) ,
$\mathrm{V}_{02}=-\mathrm{A}\left\{\frac{\mathrm{V}_{\mathrm{O} 1} \mathrm{R}_{1}+\mathrm{V}_{\mathrm{O} 2} \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right\}$

$$
\begin{aligned}
& =\mathrm{V}_{02}\left[\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)+\mathrm{AR}_{2}\right]=-\frac{-\mathrm{AR}_{1}}{1} \times \mathrm{V}_{01} \\
& =\frac{\mathrm{V}_{\mathrm{O} 2}}{\mathrm{~V}_{\mathrm{O} 1}}=\frac{-\mathrm{AR}_{1}}{\mathrm{R}_{1}+(1+\mathrm{A}) \mathrm{R}_{2}}
\end{aligned}
$$

Q. 38 Explain the meaning of the terms slew rate, input offset voltage, input bias current and input offset current.

Ans:
(i) Slew Rate:- It is defined as the maximum rate at which the output voltage of an OPAMP can change It is expressed in V per $\mu \mathrm{sec}$.
For $\mu \mathrm{A} 741$, \slew rate $(\mathrm{S})=0.5 \mathrm{~V} / \mu \mathrm{sec}$.
It is a large signal phenomenon and occurs mainly due to the input stage of the OPAMP going into saturation. This happens when a relatively large signal is applied at the input terminals (signal $>2 \mathrm{~V}_{\mathrm{T}}$ in magnitude).
(ii) Input offset voltage:- Due to mismatch in the 2 transistors forming the differential stage of the input part of an OPAMP, a slight output voltage appears even when the applied input is 0 . This output voltage divided by the closed loop gain of the OPAMP gives a voltage corresponding to the input terminals which when balanced by an equal \& opposite voltage would lead to the output voltage being 0 . This voltage is termed as input offset voltage.
(iii) Input bias current:- The base currents of the two transistors constituting the differential input stage of an OPAMP are termed as input bias currents.
(iv) Input offset current :-

- Due to mismatch in 2 input transistors, the base currents are not same.
- This mismatch in base current leads to an output offset voltage being developed.
- The difference in the base currents of the two input transistors is termed as input offset current.
Q. 39 Write briefly on instrumentation amplifier.


## Ans: Instrumentation Amplifier



- Used to amplify signals from transducers; often constitute the pre-amplification stage.
- High gain with minimal loading.
- Difference between signals is amplified and converted into a single ended output that can be used for further processing the signal.
- Robust amplifier and not affected by changes in device parameters, temperature etc.
Q. 40 What is a digital magnitude comparator? With a circuit diagram that uses exclusive-NOR gate, AND gates and inverters, explain the operation of a single-bit magnitude comparator.


## Ans:

The truth table of XNOR ie :
A B Y
$0 \quad 0 \quad 1$
100
$0 \quad 1 \quad 0$
$1 \quad 1 \quad 1$
To compare two bits A and B, we must first find if they are equal, which can be done by passing them through a XNOR, if output is 1 , then they are equal :


Now we complement ' $A$ ' and take $A N D$ with ' $B$ ' if output is high, then $B>A$


Now we complement ' $B$ ' and take AND with ' $A$ ' if output is high then $A>B$


The complete circuit:

Q. 41 Plot the response of a typical low pass Butterworth filter and explain the response by identifying the different parameters.
(5)

Ans:


## Characteristics of Butter worth Response

1. The Butterworth filter is an all pole filter; it has zeros only at infinity $(\mathrm{w} \rightarrow \infty)$.
2. $\left|T_{n}\left(j_{0}\right)\right|=1$ for all $n$. This is a consequence of normalization.
3. $\left|T_{n}\left(\mathrm{j}_{1}\right)\right|=1 / \sqrt{2} \approx 0.707$ for all $n$, corresponding to -3 dB
4. For large $w,\left|T_{n}(j w)\right|$ exhibits $n$ - pole roll off that is the attenuation increases by 20 n dB/decade.
Q. 42 Sketch the transmission characteristics of an even and odd order Chebyshev low pass filter and identify the important parameters.

Ans:

Q. 43 Describe the counting type analog to digital converter with the help of a block diagram.
(12)

Ans:


A 3-bit counting type ADC is shown in the figure above. The counter is reset to zero count by the reset pulse. Upon the release of RESET the clock the binary counter counts pulses. These pulses go through the AND gate which is enabled by the voltage comparator high output. The number of pulses counted increases with time. The binary word representing this count is used as the input of a D/A converter whose output is a staircase of the type as in Figure. The analog output $\mathrm{V}_{\mathrm{d}}$ of DAC is compared to the analog input $\mathrm{V}_{\mathrm{a}}$ by the comparator. If $\mathrm{V}_{\mathrm{a}}>\mathrm{V}_{\mathrm{d}}$ the output of the comparator becomes high and the AND gate is enabled to allow the transmission of clock pulses to the counter when $\mathrm{V}_{\mathrm{a}}<\mathrm{V}_{\mathrm{d}}$, the output of the comparator becomes low and the AND gates is disabled. This stops the counting at the time $\mathrm{V}_{\mathrm{a}} \leq \mathrm{V}_{\mathrm{d}}$ and the digital output of the counter represents the analog $\mathrm{i} / \mathrm{p}$ voltage $\mathrm{V}_{\mathrm{a}}$. For a new value of analog input $\mathrm{V}_{\mathrm{a}}$, a second reset pulse is applied to clear the counter.

Q. 44 Explain the meaning of the terms conversion time and resolution of an analog to digital converter.

Ans:
Resolution: The resolution of a converter is the smallest change in the voltage that may be produced at the output or input of the converter. In short, the resolution is the value of LSB,

Resolution (in volts) $=\frac{\mathrm{V}_{\mathrm{FS}}}{2^{\mathrm{n}}-1}=1 \mathrm{LSB}$ increment
The resolution of $\mathrm{A} / \mathrm{D}$ is defined as the smallest change in analog input for a one bit change at the output.
Conversion time: This is defined as conversion time $=\frac{1}{f} \times\left(2^{n}-1\right)$
Where $\mathrm{n}=$ number of bits.
$\mathrm{f}=$ The frequency at which counter is operating
Q. 45 Explain the use of Schottky barrier diode in increasing the speed of switching.

## Ans:

The schottky barrier diode is formed by bringing metal into contact with a moderately doped n-type semiconductor. In schottky diode current is conducted by majority carriers. Thus it does not exhibit the minority-carrier charge storage effect, as a result diodes can be switched on to off vice versa much faster than is possible with p-n junction diode.
Q. 46 Explain the operation of BJT as a switch.

## Ans:

The speed at which a BJT can change its logic states is limited by the delays of the transistor in switching between saturation and cut off modes of operation. When the transistor is operating in the cut off mode, the emitter base junction is 0 or reverse bias. As input voltage changes in forward direction, base current increases. The collector current however does not attain its saturation values instantaneously. Because the emitter base junction transition capacitance must be charged to forward bias voltage. As the EBJ becomes forward biased, the junction capacitance becomes predominantly diffusion capacitance which controls the collector current. This contributes to the delay time $t_{d}$. Once the transistor is brought from cut off to active mode, the collector current begins to increase. Now the forward bias diffusion capacitance at EBJ charges exponentially while $\mathrm{I}_{\mathrm{C}}$ rises as $\beta \mathrm{I}_{\mathrm{B}}$ and reaches its maximum of $I_{\text {csat. }}$. The time taken in reaching $I_{\text {csat }}$ is $t_{r}$. The sum of delay and rise time is the turn on delay of BJT. The delay in turn off process of the transistor is caused primarily by the removal of the excess minority carriers in the base region. When input voltage switches from $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{V}_{\mathrm{L}}$, the collector current continues at its saturation level until the excess charge is removed from the base region. The storage or saturation delay is the interval during which $I_{c}$ remains at $I_{\text {csat }}$. The fall time of the collector current during which transistor goes from active to cut off mode, is called $\mathrm{t}_{\mathrm{f}}$. The sum of storage and fall time is turn off delay.
Q. 47 The voltage shown in Fig. 6 on the left is in applied to the circuit on the right. Sketch the output voltage as a function of time and explain how you get that particular output.


Ans:
In the given circuit when $V_{I}=-V_{1}$ then $B E$ function is reverse based and because of $+V_{c c}$, $C B$ function is also reverse biased. Thus the device is in cut off mode and the output voltage $\mathrm{V}_{0}$ is $\mathrm{V}_{\mathrm{CC}}$. When input $\mathrm{V}_{\mathrm{I}}$ is $\mathrm{V}_{2}$ volts then both the junctions are forward biased and transistor is in saturation mode. The output voltage will be equal to $\mathrm{V}_{0}=\mathrm{V}$ sat $\approx 0.2 \mathrm{~V}$.
The slope is because of the switching delay i.e. switching from cut off to saturation and from saturation to cut off respectively.

Q. 48 Explain different TTL logic families and compare their performance.
(4)

Ans:
The different TTL Logic Families can be compared in the following table.

| Logic <br> Family | Prefix | Fan-out | Power dissipation <br> $(\mathrm{mW})$ | Propogation.Delay <br> $(\mathrm{ns})$ | Speed- <br> Power <br> product |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Standard | 74 | 10 | 10 | 9 | 90 |
| Low Power | 74 L | 20 | 1 | 33 | 33 |
| High Speed | 74 H | 10 | 22 | 6 | 132 |
| Schottky | 74 S | 10 | 19 | 3 | 57 |
| Schottky <br> Low Power | 74 LS | 20 | 2 | 9.5 | 19 |
| Advanced <br> Schottky | 74 AS | 40 | 10 | 1.5 | 15 |
| Advanced <br> Low power <br> Schottky | 74 <br> ALS | 20 | 1 | 4 | 4 |

Q. 49 Draw a basic ECL logic NOR gate, and explain its operation.

Ans:


## ECL NOR GATE

The working is very obvious, if any input is high $(-0.8 \mathrm{~V})$ then the corresponding transistor is turned on and $\mathrm{Q}_{3}$ is turned off. This causes a voltage of -1.6 V to appear at emitters of both of the transistors $\mathrm{Q}_{1} \& \mathrm{Q}_{2}$ Since $\mathrm{V}_{\mathrm{BB}}=-1.3 \mathrm{v}_{1}$ there is only a drop of 0.3 V at $\mathrm{V}_{\mathrm{BE}}$ of $\mathrm{Q}_{5}$, hence it is in cut-off. Current in the $220 \Omega$ resistance flows through the conducting transistor and the output of $\mathrm{Q}_{6}$ is low.
Now if both inputs are low, only $\mathrm{Q}_{3}$ will conduct, and $\mathrm{Q}_{1} \& \mathrm{Q}_{2}$ will be cut off this is because emitters will be at -2.1 V and each transistor has its base at -1.8 V hence drop is only 0.3 V hence they are in cut-off. In this situation current through the $220 \Omega$ resistance flows out through $\mathrm{Q}_{6}$ and $\mathrm{O} / \mathrm{P}$ is high.

## Truth Table:

| A | B | Y |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 0 |

Q. 50 Design a 1 bit digital comparator using basic logic gates to get three different outputs and draw the circuit diagram. Using this, design a four bit comparator.

## Ans: 1 bit comparator:



Using this to get 4-bit comparator, we represent 1 bit comparator as:


Now $A_{0} A_{1} A_{2} A_{3}$ and $B_{0} B_{1} B_{2} B_{3}$ are the words to be compared.


Though the circuit looks complex, it is very simple. The word $A$ is greater than $B$ only if $A_{0}>$ $\mathrm{B}_{0}$ or if $\mathrm{A}_{0}=\mathrm{B}_{0}$ and $\mathrm{A}_{1}>\mathrm{B}_{1}$ or $\mathrm{A}_{0}=\mathrm{B}_{0}$ and $\mathrm{A}_{1}=\mathrm{B}_{1}$ and $\mathrm{A}_{2}>\mathrm{B}_{2}$ or $\mathrm{A}_{0}=\mathrm{B}_{0}$ and, $\mathrm{A}_{1}=\mathrm{B}_{1}$ and $\mathrm{A}_{2}$ $=B_{2}$ and $A_{3}>B_{3}$.
If $A_{0}=B_{0}$ and $A_{1}=B_{1}$ and $A_{2}=B_{2}$ and $A_{3}=B_{3}$ only then $A=B$
If $\mathrm{B}_{0}>\mathrm{A}_{0}$ or $\mathrm{B}_{0}=\mathrm{A}_{0}$ and $\mathrm{B}_{1}>\mathrm{A}_{1}$ or $\mathrm{B}_{0}=\mathrm{A}_{0}, \mathrm{~B}_{1}=\mathrm{A}_{1}$ and
$\mathrm{B}_{2}>\mathrm{A}_{2}$ or $\mathrm{B}_{0}=\mathrm{A}_{0}, \mathrm{~B}_{1}=\mathrm{A}_{1} ; \mathrm{B}_{2}=\mathrm{A}_{2}$ and $\mathrm{B}_{3}>\mathrm{A}_{3}$ only then $\mathrm{B}>\mathrm{A}$.
Or
$\mathrm{F}_{1}(\mathrm{~A}=\mathrm{B})=\left(\mathrm{A}_{3} \odot_{\left.\mathrm{B}_{3}\right)\left(\mathrm{A}_{2} \odot_{\mathrm{B}_{2}}\right)\left(\mathrm{A}_{1} \odot_{\left.\mathrm{B}_{1}\right)}\right)\left(\mathrm{A}_{0} \odot_{\mathrm{B}_{0}}\right), ~\left(\mathrm{~A}_{3}\right)}\right.$
$\mathrm{F}_{2}(\mathrm{~A}>\mathrm{B})=\mathrm{A}_{3} \mathrm{~B}^{\prime}{ }_{3}+\left(\mathrm{A}_{3} \mathrm{O}_{\mathrm{B}_{3}}\right) \mathrm{A}_{2} \mathrm{~B}^{\prime}{ }_{2}+\left(\mathrm{A}_{3} \odot_{\left.\mathrm{B}_{3}\right)\left(\mathrm{A}_{2}{ }^{\circ} \mathrm{B}_{2}\right) \mathrm{A}_{1} \mathrm{~B}^{\prime}{ }_{1}+}\right.$
$\left(\mathrm{A}_{3} \odot_{\left.\mathrm{B}_{3}\right)\left(\mathrm{A}_{2}\right.} \odot_{\left.\mathrm{B}_{2}\right)\left(\mathrm{A}_{1}\right.} \odot_{\left.\mathrm{B}_{1}\right) \mathrm{A}_{0} \mathrm{~B}^{\prime}{ }_{0}}\right.$
$\begin{aligned} & \mathrm{F}_{3}(\mathrm{~A}<\mathrm{B})= \mathrm{A}^{\prime}{ }_{3} \mathrm{~B}_{3}+\left(\mathrm{A}_{3} \odot_{\mathrm{B}_{3}}\right) \mathrm{A}^{\prime}{ }_{2} \mathrm{~B}_{2}+\left(\mathrm{A}_{3} \odot_{\left.\mathrm{B}_{3}\right)\left(\mathrm{A}_{2}\right.} \odot_{\mathrm{B}_{2}}\right) \mathrm{A}^{\prime}{ }_{1} \mathrm{~B}_{1}+\left(\mathrm{A}_{3} \odot_{\left.\mathrm{B}_{3}\right)}\left(\mathrm{A}_{2} \odot_{\mathrm{B}_{2}}\right)\left(\mathrm{A}_{1} \odot_{\mathrm{B}_{1}}\right)\right. \\ & \\ & \mathrm{A}_{0}\end{aligned}$
where $A^{\circ}{ }_{B}=A B+A^{\prime} B^{\prime}$
Q. 51 You are given two types demultiplexers of four output and eight outputs. Design a 32 output demultiplexer using these devices.

## Ans:


Q. 52 What do you understand by a race around condition?

Ans:
Race around condition: A race condition is said to exist when in an asynchronous sequential circuit, two or more binary state variables change value in response to a change in an input variable. When unequal delays are encountered, the race condition may lead to an unpredictable state for the state variables.
Q. 53 Draw the circuit diagram of master slave JK flipflop and explain its operation.

Ans:
Master-Slave JK Flip Flop:


This master- Slave consists of a J-K Flip Flop as master \& R-S Flip Flop as slave. Here when clock is positive, the master may switch states and this information is held at its ends, but isn't propagated through to the slave. When the clock becomes negative, it changes the slave while master is unaffected. Thus we can get negative edge triggering. Also using this we can have transfer of binary content from one FF to another and vice versa in the same clock pulse, because the information doesn't appear instantaneously at the end of the Master Slave Flip Flop.
Q. 54 Draw the diagram of a emitter coupled bipolar memory cell and explain its operation.

Ans:
Bipolar RAM cell is shown in the following figure:


The sense, X select, Y select leads provide low resistance to ground, grounding the emitters effectively and making the cell a flip flop. When X and Y select lines are high, one of the sense leads is high and other is low. This turns on one transistor and turns the other off. When X and Y are turned low, the flip flop latches is that slate.
To read from the cell, both X select and Y select must be high. In this condition both transistors are reverse biased and hence no current flop in X and Y leads. The current in sense leads are measured and if present represent logical 1 . Thus if 0 sense has current and 1 sense has no current, the flip flop is in state 0 , that is the bit stores 0 .
Q. 55 Explain the operation of PROM, and EPROM.

## Ans:

When production in small quantities is required a PROM or programmable read only memory is used. When ordered PROM units contain all the fuses intact giving all 1's in the bits of stored words. The fuses in PROM are blown using application of a high voltage pulse to the device through a special pin. A blown fuse gives a binary ' 0 ' state. This allows the user to program it in the lab. Special programmes are used for this.
The hardware procedure for programming ROMs is irreversible \& once programmed the pattern is irreversible. The EPROM is erasable and can be restructured. When EPROM is placed under special ultraviolet light for a given period of time, the short wave radiations discharge the internal floating gates. But individual bits can't be reprogrammed as in case of EEPROM. The programming takes lot of time, about 30 min and the whole ROM is reprogrammed. The device has to be removed from its socket to reprogram it.
Q. 56 Which are the important building blocks in the architecture of the 741-type OPAMP? Comment on the function of each block.

Ans:
741 OPAMP circuit can be divided in various building blocks

- BIAS CIRCUIT
- SHORT - CIRCUT PROTECION CIRCUITRY
- INPUT STAGE
- SECOND STAGE
- OUTPUT STAGE

BIAS CIRCUIT: The reference bias current, $\mathrm{I}_{\mathrm{R}}$ is generated in the branch at the extreme left as shown in the figure below, consisting of 2 diode-connected transistors $\mathrm{Q}_{11}, \mathrm{Q} 12$ and the resistance $R_{5}$. Using a widlar current source formed by $Q_{11,} Q_{12}$ and $R_{4}$ bias current for first stage is generated in collector of $\mathrm{Q}_{10}$. Another current mirror formed by $\mathrm{Q}_{8}$ and $\mathrm{Q}_{9}$ take part in biasing 1st stage.

- The reference bias current $I_{R}$ is used to provide proportional currents in collectors of $Q_{13}$ (double collector pnp transistor) which can be thought of two B-E junctions connected in parallel. One output, collector of $\mathrm{Q}_{13 \mathrm{~B}}$ provides bias current for $\mathrm{Q}_{17}$ and other output collector of $\mathrm{Q}_{13 \mathrm{~A}}$ provides bias current for output stage of opamp.
SHORT-CIRCUIT PROTECTION CIRCUITRY: The short circuit protection network consists of $\mathrm{R}_{6}, \mathrm{R}_{7}, \mathrm{Q}_{15}, \mathrm{Q}_{21}, \mathrm{Q}_{24}, \mathrm{R}_{11}$, and $\mathrm{Q}_{22}$. If OPAMP output is short circuited to any of the power supplies, one of the 2 output transistor conduct a large amount of current. Such a large current can result in sufficient heating to cause burnout of IC. To guard against this, output short circuit, protection comes in picture. The function of this circuit is to limit the current in the output transistors in event of a short circuit. Resistance $\mathrm{R}_{6}$ together with $\mathrm{Q}_{15}$ limits the current that would flow out of $Q_{14}$ in the event of a short circuit. If current in emitter of $Q_{14}$ exceed 20 mA , voltage drop across $\mathrm{R}_{6}$ exceeds 540 mv , which turns $\mathrm{Q}_{15}$ on. As $\mathrm{Q}_{15}$ turns on, its collector robs some of current supplied by $\mathrm{Q}_{13 \mathrm{~A}}$ thus reducing base current of $\mathrm{Q}_{14}$. This limits the maximum current that OPAMP can source to about 20 mA .
INPUT STAGE: The 741 circuit consists of 3 stages, input differential stage, intermediate single ended high gain stage and output buffering stage. The input stage consists of transistors $\mathrm{Q}_{1}$ through $\mathrm{Q}_{7}$, with biasing performed by $\mathrm{Q}_{8}, \mathrm{Q}_{9}$ and $\mathrm{Q}_{10}$. The $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ act as emitter followers, causing the input resistances to be high and delivering the differential input signal to the differential common base amplifier formed by $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$. Transistors $\mathrm{Q}_{5}, \mathrm{Q}_{6}$, and $\mathrm{Q}_{7}$, and resistors $R_{1}, R_{2}$ and $R_{3}$ form the load circuit of the input stage. This is a current mirror load circuit. The output of input stage is taken single ended at collector of $Q_{6}$. The use of lateral pnp transistors $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ in the first stage results in an added advantage of protection of input stage transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ against $\mathrm{B}-\mathrm{E}$ junction breakdown.
SECOND STAGE: This stage consists of $\mathrm{Q}_{16}, \mathrm{Q}_{17}$, and $\mathrm{Q}_{13 \mathrm{~B}}$ and resistors $\mathrm{R}_{8}$ and $\mathrm{R}_{9} . \mathrm{Q}_{16}$, act as an emitter follower, thus giving second stage high input resistance. This minimizes the loading on the input stage and avoids loss of gain. $\mathrm{Q}_{17}$ acts as common emitter amplifier with $100 \Omega$ resistor in emitter. Its load is composed of the high output resistance of pnp current source $\mathrm{Q}_{13}$ in parallel with input resistance of output stage. Using transistor current source as a load resistance enables one to obtain high gain without restoring to the use of large load resistances, which would occupy large chip area and large power supply voltages. The output of second stage is taken at the collector of $\mathrm{Q}_{17}$. Capacitor $\mathrm{C}_{\mathrm{e}}$ is connected in the feedback path of second stage to provide frequency compensation using miller compensation technique.
OUTPUT STAGE: The purpose of output stage is to provide the amplifier the low output resistance. Also O/P stage should be able to supply large load currents without dissipating an unduly large power in IC 741 uses an efficient output circuit known as class AB output stage. The power dissipated in out put stage can be reduced by arranging for the transistor to turn on only when an input signal is applied. One needs two transistors, an npn to source output current and pnp to sink output current. Both transistors will be cut off when $\mathrm{V}_{\mathrm{I}}=0$, so the transistors are biased as zero current. When $\mathrm{V}_{\mathrm{I}}$ goes $+\mathrm{ve}, \mathrm{Q}_{\mathrm{N}}$ conducts while $\mathrm{Q}_{\mathrm{P}}$ will be off.

Reverse is also true. The class B circuit stated above causes output signal distortion because of the fact that for $\mathrm{V}_{\mathrm{I}}$ less than about 0.5 v , neither of transistors conducts and $\mathrm{V}_{\mathrm{o}}=0$. This distortion is known as cross over distortion. The output stage of 741 consist of complementary pair $\mathrm{Q}_{14}$ and $\mathrm{Q}_{20}$. Where $\mathrm{Q}_{20}$ is a substrate pnp, transistors $\mathrm{Q}_{18}$ and $\mathrm{Q}_{19}$ are fed by current source $\mathrm{Q}_{13 \mathrm{~A}}$ and bias the output transistors $\mathrm{Q}_{14}$ and $\mathrm{Q}_{20} . \mathrm{Q}_{23}$ act as an emitter follower thus minimizing the loading affect of the output stage on second stage.

## Q. 57 Define the following for an OPAMP

(i) Input bias current
(ii) Input offset voltage
Briefly describe how the input offset voltage can be measured.

## Ans: INPUT BIAS CURRENTS:



Input Bias currents are due to dc imperfections. In order for OPAMP to operate, its two input terminals have to be supplied with dc currents, termed the input bias currents. These are shown in fig as $I_{B 1}$ and $I_{B 2}$. It should be remembered that input bias currents are independent of the fact that a real OPAMP has finite though large input resistances.
Average $\mathrm{I}_{\mathrm{B}}=\frac{I_{B 1}+I_{B 2}}{2}$
And input offset current $=\left|\mathbf{I}_{\mathbf{B} 1}-\mathbf{I}_{\mathbf{B} \mathbf{2}}\right|$
INPUT OFFSET VOLTAGE -Since opamps are direct coupled devices with large gains at dc, they are prone to dc problems. If 2 input terminals of opamp are tied together to ground, it is found that a finite dc voltage exists at output. The OPAMP can be brought back ideal value of 0 V by connecting voltage source of appropriate polarity and magnitude $\mathrm{b} / \mathrm{w}$ input terminals of input. This external sources balances input offset voltage of OPAMP so Input offset voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) must be of equal magnitude and of opposite polarity to voltage applied externally.
Q. 58 Write a note on a ROM with an illustration.

Ans:
A ROM is a device which consists of a decoder and a number of OR gates so as to implement non-volatile permanent memory. The outputs from the decoder are connected to the OR Gates in a pre-defined Fashion so that a certain input results in a specific output, with the input acting as addressing, we can emulate memory storage.
Modern ROMs are IC packages consisting of ' $n$ ' input lines and ' $m$ ' output lines. The various possible combinations of the input are the data, it is called a 'word'.
For ' n ' input Line $2^{\mathrm{n}}$ addresses are possible for ' m ' output Lines, each word consists of ' m ' bits.
Internally, the ROM is a combinational circuit with AND gates connected as a decoder and a number of OR gates for the outputs.
Consider a $32 \times 4$ bits $=128$ bits each word is 4 bits long and there are 32 words. Also $32=2^{5}$ hence there are 5 input Lines. Since each word is 4 bits, there are 4 output lines. The block diagram is as follows. Also shown is the internal logic of $32 \times 4$ ROM.

ternal logic of $32 \times 4$ bits ROM
Here, there are 128 fu or set to obtain the cos ROMS have numerous ROM in computers to
cting the 32 outputs to each OR Gate the fuses may be blown ut for each address. Infect this flexibility lends to the fact that ons including as function generators, number or data charts, as 3IOS and much more.
Q. 59 What are the advantages or an active filter? Draw the circuit of a second order Low-pass active filter and explain its functioning.

Ans:
Advantages of Active Filters over passive filters:

- Active realization provides considerably more versatility.
- Gain can be set to a desired value.
- Transfer function can be adjusted without affecting others.
- Output impedance of the active circuit is also very low, making cascading easily.

Active $\mathbf{2}^{\text {nd }}$ order Low Pass Filter circuits:


To analyze this consider

$\mathrm{Z}_{\text {in }}=\frac{V_{i}}{I_{i n}}=\frac{s C_{4} R_{1} R_{3} R_{5}}{R_{2}}=s L e q$
$\therefore$ Leq $=\frac{\mathrm{C}_{4} \mathrm{R}_{1} \mathrm{R}_{3} \mathrm{R}_{5}}{\mathrm{R}_{2}}$

## LCR resonator



For LPF z and y are tied to ground and input voltage is given at x .

$$
\begin{aligned}
& \mathrm{w}_{\mathrm{o}}=\frac{1}{\sqrt{\mathrm{LC}_{6}}}=\frac{1}{\sqrt{\frac{\mathrm{C}_{4} \mathrm{C}_{6} \mathrm{R}_{1} \mathrm{R}_{3} \mathrm{R}_{5}}{\mathrm{R}_{2}}}} \\
& \mathrm{Q}=\mathrm{w}_{0} \mathrm{C}_{6} \mathrm{R}_{6}=\mathrm{R}_{6} \sqrt{\frac{\mathrm{C}_{6}}{\mathrm{C}_{4}} \frac{\mathrm{R}_{2}}{\mathrm{R}_{1} \mathrm{R}_{3} \mathrm{R}_{5}}}
\end{aligned}
$$

Generally $\mathrm{C}_{4}=\mathrm{C}_{6}=\mathrm{C}$ and $\mathrm{R}_{1=} \mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}_{5}=\mathrm{R}$
$\mathrm{w}_{\mathrm{o}}=\frac{1}{\mathrm{CR}}$
$\mathrm{Q}=\mathrm{R}_{6} / \mathrm{R}$.
$\therefore \mathrm{T}(\mathrm{S})$ of $\mathrm{LPF}=\frac{K R_{2} / C_{4} C_{6} R_{1} R_{3} R_{5}}{S^{2}+\frac{S 1}{C_{6} R_{6}}+\frac{R 2}{C_{4} C_{6} R_{1} R_{3} R_{5}}}$

Q. 60 What are NMOS and PMOS logic circuits? Write the circuit of an NMOS nor-gate and briefly explain.

## Ans:

Logic circuits are built with transistors. A transistor operates as a simple switch. Shown below is a switch controlled by a logic signal x . When x is low, the switch is open, and when x is high the switch is close.


Metal oxide semiconductor Field effect transistor (MOSFET) is one of the most popular type transistors to implement a simple switch. There are two different type of MOSFET's known as NMOS and PMOS. These transistors have three terminals: gate source and drain. Gate terminal is used as control terminal.


Symbol for NMOS


Symbol for PMOS

In NMOS when gate voltage is low there is no connection between drain and source and transistor is turned off and acts as open switch. If $\mathrm{V}_{\mathrm{G}}$ is high then transistor is turned on and behaves as a closed switch. PMOS transistor has opposite behaviour of NMOS. These switches are used in logic circuits to implement digital logic.


OPEN SMTCH
WHEN $\mathrm{V}_{\mathrm{G}}=0$

## NMOS LOGIC



## PMOS LOGIC



NMOS NOR GATE
Truth Table

| $\mathrm{A}^{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{o}}$ |  |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Here if either A or B or both are high, i.e. the gate voltage of the transistor is high, then respective transistor would conduct and therefore $V_{o}$ will be close to zero. If both $A$ and $B$ are low then none of the two transistors conduct therefore $V_{o}$ will be pulled upto $\mathrm{V}_{\mathrm{DD}}$ (high).
Q. 61 Explain how a transistor can be used as a switch to connect and disconnect a load $R_{L}$ from the source $\mathrm{V}_{\mathrm{CC}}$.

Ans:
Transistor as a switch to connect and disconnect a load $\mathrm{R}_{\mathrm{L}}$ from the source $\mathrm{V}_{\mathrm{CC}}$


## Explanation:

- When a high voltage is aplied at the base (that is $\approx 5 \mathrm{v}$ ) the following conditions prevail at the 2 junctions
CB junction
$\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{C}}=5-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}$
$\mathrm{V}_{\mathrm{BC}}=\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}$
If $R_{C}$ is so chosen that $I_{\text {csat }} R_{C}>0.7 \mathrm{~V}$, the CB junction is forward biased
EB junction
$\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{E}}=\mathrm{I}_{\mathrm{E}} \times \mathrm{R}_{\mathrm{L}}$
$\mathrm{V}_{\mathrm{BE}}=5-\mathrm{I}_{\mathrm{E}} \mathrm{R}_{\mathrm{L}}$
IF $\mathrm{R}_{\mathrm{L}}<\frac{5-0.7}{I_{\text {Esat }}}$ (Generally the case) Then.
$\mathrm{BEj}^{\mathrm{n}} \rightarrow$ for ward bias
Thus, the transistor is in saturation and acts as a closed switch.
- When a low voltage is applied at the base $(\approx 0 \mathrm{~V})$, the following conditions prevail

CB junction
$\mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{C}}=5-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}>0$
$\mathrm{V}_{\mathrm{BC}}<0 \rightarrow \mathrm{CBj}{ }^{\mathrm{n}}$ reverse based

## EB junction

$\mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{E}}=\mathrm{I}_{\mathrm{E}} \mathrm{R}_{\mathrm{L}}$
$\mathrm{V}_{\mathrm{BE}}<0 \rightarrow \mathrm{EBj}^{\mathrm{n}}$ reverse biased
Thus the transistor is in cut off and it acts as an open switch.
Q. 62 What is the advantage of using Schottky transistors in a TTL gate with totempole output?

Draw the circuit of a 2-input Schottky TTL gate and explain its features?
(12)

## Ans:

A reduction in storage time results in a reduction of propagation delay. This is because the time needed to come out of saturation delays the switching of the transistor. Saturation can be eliminated by using schottky transistor. Its use decreases propagation delay without sacrifice of power dissipation which would otherwise have happened if totempole output was used.


The diodes in each input shown in the circuit help clamp any ringing that may occur in the input lines. Under transient switching conditions, signal lines appear inductive, these cause signals to ring. The transistor ' $\mathrm{Q}_{6}$ ' and the resistors reduce the turnoff current spikes. The combination of transistor ' $\mathrm{Q}_{4}$ ' \& ' $\mathrm{Q}_{5}$ ' forms a Darlington pair. There is no diode as in totem pole circuit. The new combination of ' $\mathrm{Q}_{5}$ ' \& ' $\mathrm{Q}_{4}$ ' still gives 2 ' $\mathrm{V}_{\mathrm{BE}}$ drops necessary to prevent ' $\mathrm{Q}_{4}$ ' from conducting when output is low.
Q. 63 What are the advantages and disadvantages of ECL?

## Ans:

The advantages of ECL are as follows:
a) It is the fastest of logic families as the transistors do not enter saturation.
b) The propagation delays are as low as 1-2ns.
c) As a differential stage is used so common mode signals are rejected.
d) High fan out is possible because of high input impedance of differential amplifier and low output impedance of emitter follower.

## Disadvantages:

a) The power dissipation of 25 mW is quite high and the noise margin of 0.3 V is not very good
b) The voltage levels of -0.8 V and $8-1.8 \mathrm{v}$ are not compatible with other logic families.
c) External wires act as transmission lines due to very high speed of signals.
Q. 64 What is a full adder? Write the schematic and truth table of a full adder. Describe how a full adder can be implemented using EX-OR/OR/AND gates.

Ans:

A full adder is an arithmetic circuit used for the addition of 2 bits which takes into account any carry from previous addition of lower significant bits.
Truth Table

| A | B | $\mathrm{C}_{\text {in }}$ | S | $\mathrm{C}_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$
\begin{aligned}
& S=A \oplus B \oplus C_{\text {in }} \\
& C_{\text {out }}=A B+(A \oplus B) C_{\text {in }}
\end{aligned}
$$



FULL ADDER
Q. 65 What do you mean by a data selector? Draw the logic circuit for a two-input multiplexer using basic gates and briefly explain its operation.

## Ans:

Multiplexer is a device, which is used to select the data. We can also call this Data Selector. Multiplexer has $2^{\mathrm{n}}$ inputs, n selection lines and a single output line. The output is selected depending on selection lines. If we want to design a $2 \times 1$ multiplexor then input lines will be 2,output lines will be 1 and single selection line.
Operation:-if $S=0$, then output will be $A$
$\mathrm{S}=1$, then output will be B
$s$


Logic circuit for 2 input multiplier using basic gates
Q. 66 What is an ADC? Draw the schematic of an ADC that uses a binary counter and explain its operation.
(10)

## Ans:

A counter based ADC uses a simple binary counter. The digital output signals are taken from this counter (' $n$ ' bit) where ' $n$ ' is the desired number of bits. The output of counter is connected to a DAC. If clock is applied to the counter, the output of DAC is a stair-case waveform. This waveform is exactly the reference voltage signal for the comparator. First the counter is reset to all 0's. Then, when a convert signal appears, the gate opens and allows the pulses to the counter. The staircase wave form is produced by the DAC. When the reference voltage exceeds the input analog voltage, the gate is closed, the counter stops and conversion is complete. The number stored in the counter is the digital equivalent of analog input voltage. The counter based ADC provides a very good conversion method.


Counter Type ADC
Q. 67 For the OPAMP circuit shown in the Fig.1, show that the output will be proportional to the logarithm of the input voltage.


## Comment on the disadvantage of the circuit, if any.

Ans:

## Log Amplifier :

Here a grounded base transistor is placed in a feedback path. Since the collector is at virtual ground and the base is also at ground, the transistor's voltage current relationship becomes that of a diode and is given by.

$I_{E}=I_{S}\left(e^{q V_{E} / K T}-1\right)$
Since $\mathrm{I}_{\mathrm{c}}=\mathrm{I}_{\mathrm{E}}$ for a grounded base transistor.
$\mathrm{I}_{\mathrm{s}}=\mathrm{T}_{\mathrm{r}}$ saturation current $=10^{-13} \mathrm{~A}$
$\mathrm{K}=$ Boltzmann's constant
$\mathrm{T}=$ absolute Temp in K . Therefore
$\frac{I_{C}}{I_{S}}=\left(e^{q V_{E} / K T}-1\right)$
$\frac{I_{C}}{I_{S}}+1=e^{q V_{E} / K T}$
$\frac{I_{C}}{I_{S}} \cong e^{q V_{E} / K T}$
Taking natural log on both sides we get
$V_{E}=\frac{K T}{q} \ln \left(\frac{I_{C}}{I_{S}}\right) \quad$ Also $I_{C}=\frac{V_{i}}{R}$
$\& V_{E=-} V_{o}$
$\mathrm{V}_{\mathrm{o}}=-\frac{\mathrm{KT}}{\mathrm{q}} \mathrm{in}\left(\frac{\mathrm{V}_{\mathrm{i}}}{\mathrm{RI}_{\mathrm{s}}}\right)-$ Thus $V_{0} \alpha \ln V_{i}$
Q. 68 What is a flip-flop (FF)? What are the other names by which it is known? How many outputs a flip-flop has and what are they called? What are the two types of inputs does a clocked flip-flop have?

## Ans:

A flip-flop is a logic device used for storing a Single bit. It has memory associated with it. It is also known as a clocked latch. A flip flop has 2 outputs.
One is the output and other is its complement. There are two inputs: set and reset.
Q. 69 What is a shift register? With a neat schematic explain how J-K flip-flops can be arranged to operate as a four-bit shift register.

## Ans:

Registers are data storage element in which we can store more than 1 bit. They made up with flip-flop. Shift register can shift data either in left or in right direction.

Initially we will reset all of the flip-flops. Then we can provide high input to the flip-flop A, $\mathrm{J}_{1}$ \& $K_{1}$ but there will be no change output till we are not applying clock. Then clock will be at high position and the output of the flip-flop will be high but there will be no change in Flipflop B. Now we will give 0 to the input $\mathrm{J}_{1}$ of Flip-flop A and 1 to input $\mathrm{K}_{1}$ of the same flipflop. This will reset the flip-flop A and flip-flop B change to high. Similarly the process continues the data will be serially shifted to the right direction

Q. 70 How are digital circuits employing MOSFETS categorised? Define each one of them and mention their important features. How does CMOS internal circuitry differ from N-MOS?

Ans:
(a) Digital circuits employing MOSFET's are categorized as :
A) NMOS
B) PMOS
C) CMOS

NMOS: The circuits employ n-channel MOSFET's. Its main features are:

- Power dissipation of about $0.1 \mathrm{mw} /$ gate at $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$
- Propagation delay > 50ns.
- Fan-out - 10

PMOS: The circuits employ p-channel MOSFET's. Main features are:

- Power dissipation of about 0.1 m w/gate
- Propagation delay > that of NMOS
- Fan out less than that of NMOS
- Package density less then that of NMOS

CMOS - The Circuits employ a combination of NMOS and PMOS

- Power dissipation of about $0.01 \mathrm{mw} /$ gate at +5 VV DD.
- Propagation delay < 50 ns
- Lower packaging density
- Very high for fan out -50

CMOS employs PMOS \& NMOS transistors on the same chip while NMOS chips use only NMOS transistors.
Q. 71 What is meant by of the term RAM? What is its meaning? How is it used in computers and what is its major disadvantage? Distinguish between a Static RAM and a Dynamic RAM.

## Ans:

A memory unit is a collection of storage cells together with associated circuits needed to transfer information in and out of the device. The time it takes to transfer information to or from any desired random location is always same, hence the name RAM.
It is used for storing temporary data, as it is volatile. The variables required for a particular program are stored. Here RAM can perform both read and write operations. Therefore all the variables during the ALF are stored here.
The static RAM (SRAM) consists of internal latches that store the binary information. The stored information remains valid as long as power is there.

The dynamic RAM stores information in the form of charges on capacitor. The capacitors are provided inside the chip by MOS transistors. The stored charge tends to get discharged with time and the charge has to be periodically refreshed.
DRAM offers reduced power consumption and larger storage capacity in a single memory chip. SRAM is easier to use and has shorter read and write cycles.
Q. 72 Draw the circuit of a basic instrumentation amplifier that uses three OPAMPS.

## Ans: Instrumentation Amplifier with 3 OPAMPS



High gain (Differential)
$V_{\text {out }}=\left(V_{\text {in } 1}-V_{\text {in } 2}\right)\left\{\left(1+\frac{R_{2}}{R_{1}}\right)\left(-\frac{R_{F}}{R_{3}}\right)\right\}$
Q. 73 Which is the feature of the commercially available OPAMPS that helps the designer to design active filters upto frequencies of several megahertz. You are given a Low-pass and a high-pass filter, how would you construct a band-reject filter? What is the transformation to be used to convert a LPF to a HPF.

## Ans:

A Band-pass filter is formed by cascading a HPF and LPF section. If we subtract the band pass filter output from its input we get band reject filter. We get band reject filter.
The Band pass filter has an inverted output as the gain or transfer function is negative. Therefore while implementing $\operatorname{Fig}(a)$ we must use a summer instead of a subtractor. Also the band pass filter has a gain of $A_{0}$ so that output at the centre frequency $-A_{0} X V_{i}$. To completely subtract this output, the input of the summer must be precisely $A_{0} V_{i}$. Thus a gain of $A_{v}$ must be added between the input signal and the summer as in fig(C). The output of the circuit in the s-domain is
$V_{0}(s)=A_{0} V_{i}(s)+\left\{\frac{-A_{0} \alpha w_{0} S V_{i}(s)}{S^{2}+\alpha w_{0} S+w_{0}{ }^{2}}\right\}$
$\frac{V_{0}(s)}{V_{i}(s)}=A_{0}-\frac{A_{0} \alpha w_{0} S}{S^{2}+\alpha w_{0} S+w_{0}{ }^{2}}$


This is the transfer function for a second order notch filter.


## LPF to HPF Transformation:

We get the high pass characteristics by the following low pass to high pass transformation $p=1 / S$. For example, a third order Butterworth low pass transfer function in p-domain is given as $H(p)=\frac{A_{0}}{p^{3}+2 p^{2}+2 p+1}$ can be transformed to high pass by the transformation $\mathrm{p}=1 / \mathrm{s}$ as $H(s)=\frac{A_{0} S^{3}}{S^{3}+2 S^{2}+2 S+1}$
Q. 74 What are the advantages of switched capacitor filters?

Ans:
In active RC filters the resistor values needed are generally much too large for fabrication on a monolithic IC chip. Integrated resistors have poor temperature and linearity characteristic.This is the major reason that active filters have not been fully integrated in MOS technology.
In switched capacitor filter the RC products are set by capacitor ratios and the switch period. In MOS technology the accuracy and the values of these quantities are suitable for the implementation of selective filters. The large resistor values required for active filters are easily simulated by the combination of small value capacitors and MOS switching transistors. Thus a filter of relatively high order becomes an integrated circuit of small size, with low power consumption and high reliability.
Q. 75 Define the Chebyshev polynomial as power the recursive formula. Indicate the above polynomial valid for the passband and stopband of a low-pass Chebyshev filter. Briefly describe the properties of the Chebyshev polynomial.

Ans:
The chebyshev polynomial is defined as:

$$
C_{n}(w)=\cos \left(n \cos ^{-1} w\right)
$$

This can be expanded as follows:
$C n(w)=2^{n-1} w^{n}-\frac{n}{1!} 2^{n-3} w^{n-2}+\frac{n(n-3)}{2!} 2^{n-5} w^{n-4}+\ldots$
The recursion formula for this polynomial can be written as:
$C_{n}(w)=2 w C_{n-1}(w)-C_{n-2}(w)$
For passband, $C_{n}(w)=\cos \left(n \cos ^{-1} w\right) \quad|w \leq 1|$
For stopband, $C_{n}(w)=\cos \left(n \cosh ^{-1} w\right) \quad|w \geq 1|$

## The properties of chebyshev polynomial can be shown as:

1) These functions are distorted cosine waves, bunched towards $w= \pm 1$
2) Ripples within the boxes in which the response is confined are always equal, $\pm 1$ for $\mathrm{C}_{\mathrm{n}}$ and between $+1 \& 0$ for $\mathrm{C}_{\mathrm{n}}{ }^{2}$
3) At $w=0$,

$$
\begin{align*}
\mathrm{C}_{\mathrm{n}}(0) & = \pm 1 \text { for } \mathrm{n} \text { even } \\
& =0 \text { for } \mathrm{n} \text { odd } \tag{7}
\end{align*}
$$

Q. 76 Write a note on the basic CMOSFET switch.

Ans:


The above shown circuit can function as a CMOS switch. When $V_{i}<V_{t}$ the output voltage $V_{0}$ will be equal to $\mathrm{V}_{\mathrm{DD}}$. Thus, switch will be open while when, $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{DD}}$, the output voltage $\mathrm{V}_{0}$ will be nearly 0 V . Thus switch is closed. This is so since in the former case PMOS will be conducting while in later case NMOS will be conducting. Here static power dissipation is very less.
Q. 77 Draw the circuit of a 3-input open-collector TTL NAND gate and explain its operation.

Ans:


Open Collector TTL NAND Gate:These gates are of multiple emitter type, three inputs A, B and C are connected to emitters of Q1. These emitters behave like input diodes. Base collector junction of Q1 also behaves as another diode. The output of the TTL gate is taken from the open collector of Q3. If any of the I/P is low at 0.2 V , the corresponding input diode conducts current through $\mathrm{V}_{\mathrm{cc}}$.
Q. 78 What is the principle on which ECL operates? Based on this, what is the other name given to ECL? Draw the circuit of a two-input ECL OR/NOR gate and briefly explain.

Ans:
ECL is recommended in high frequency applications where its speed is superior.
Justification:

1. It is not saturated logic, in the sense that transistors are not allowed to go into saturation. So, storage time delays are eliminated \& therefore the speed of operation is increased.
2. Currents are kept high, and the output impedance is so low that circuit \& stray capacitances can be quickly charged and discharged.
3. The limited voltage swing that is the logic levels are chosen clock to each other.


## Important features:

1. One advantage of differential input circuit in ECL gates is that it provides common mode rejection - power supply noise common to both sides of the differential configuration is effectively cancelled out.
2. Also, since the ECL output is produced at an emitter follower, the output impedance is desirably low. As a consequence, the ECL gates not only have a larger fan out but also are relatively unaffected by capacitive loads.
Q. 79 What is an encoder? Draw the schematic of a general encoder with X inputs. Explain briefly its operation. Give the logic circuit and truth table for an octal-to-binary simple encoder with active-low inputs.

Ans:
An encoder is a device whose inputs are decimal digits and whose outputs are the coded representations of those inputs. An encoder has a number of input lines only one of which is activated a given time \& produces an N bit output code depending upon which input is activated.
General block diagram of an encoder with $M$ Input and $N$ output is as shown below:-


An octal to binary encoder ( 8 line to 3 line encoder) accepts 8 input lines and produces a 3 bit output code corresponding to the activated input. The following figure shows the truth table and logic circuit for an octal to binary encoder with active low output.


## Logic Diagram

## Truth table:

| Octal digits |  | Binary |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |
| D0 | 0 | 0 | 0 |  |
| D1 | 1 | 0 | 0 | 1 |
| D2 | 2 | 0 | 1 | 0 |
| D3 | 3 | 0 | 1 | 1 |
| D4 | 4 | 1 | 0 | 0 |
| D5 | 5 | 1 | 0 | 1 |
| D6 | 6 | 1 | 1 | 0 |
| D7 | 7 | 1 | 1 | 1 |

Q. 80 What do you mean by a priority encoder? Can such a circuit be used to take care of the draw-back of the simple circuit explained in Q79 above?

Ans:
The encoder discussed in Q79 will work correctly only if one of the input lines is high at any given time. In some practical systems, two or more decimal inputs may inadvertently become high at the same time.
A priority encoder is a logic circuit that responds to just one input in accordance with some priority system, among all those that may be simultaneously high.
The most common priority system is based on the relative magnitudes of the input; whichever decimal input is the largest, it will be encoded.
Such a circuit can be used to take care of the drawback of the simple circuit as explained in Q79.
Q. 81 What circuit is commonly used to improve the stability of the conversion process in an ADC? briefly explain its features.
(10)

## Ans:

A counter based ADC uses a simple binary counter. The digital output signals are taken from this counter (' $n$ ' bit) where ' $n$ ' is the desired number of bits. The output of counter is connected to a DAC. If clock is applied to the counter, the output of DAC is a stair-case waveform. This waveform is exactly the reference voltage signal for the comparator. First the counter is reset to all 0 's. Then, when a convert signal appears, the gate opens and allows the pulses to the counter. The staircase wave form is produced by the DAC. When the reference
voltage exceeds the input analog voltage, the gate is closed, the counter stops and conversion is complete. The number stored in the counter is the digital equivalent of analog input voltage. The counter based ADC provides a very good conversion method.
Q. 82 What are the advantages and disadvantages of Dual-slope ADCs? Comment on their major application.

Ans:
Advantages of dual scope ADC's:
$>$ Relatively inexpensive because it does not require precision components like DAC or VCO.
$>$ Low sensitivity to noise.
$>$ Low sensitivity to the variations in component values caused by temporary changes.
Disadvantages:
$>$ Large conversion time and thus it is not useful for data acquisition systems.
$>$ Restricted to signals having low to medium frequencies.

## Applications:

$>$ Digital voltmeters and multimeters where slow conversion is not a problem.
Q. 83 With the help of a block schematic diagram and neat wave forms, explain a clocked J-K flip-flop that is triggered by the positive - going edge of the clock signal.

Ans:
The JK flip-flop is very versatile and most widely used having no invalid state like that of SR flip- flop. J and K are the synchronous control input.

(a) logic symbol

| Inputs |  | Clock |  |  |
| :---: | :---: | :---: | :---: | :---: |
| J | K | C | Q | Comment |
| 0 | 0 | $\mathbf{4}$ | $\mathrm{Q}_{0}$ | No change |
| 0 | 1 | $\mathbf{4}$ | 0 | reset |
| 1 | 0 | $\mathbf{4}$ | 1 | set |
| 1 | 1 | $\mathbf{4}$ | $\mathrm{Q}_{0}$ | toggle |

Q. 84 What is an asynchronous counter? Why is it so called? Based on its operation, it is commonly referred to as what? What do you mean by 'MOD Number' as applied to an asynchronous counter?

Ans:

Asynchronous counters are the simplest type of counters, easiest to design requiring minimum hardware. They are called so because all the flip flops in the counter are not made to change their states simultaneously that is these are not clocked simultaneously. An asynchronous counter uses T flip flops to perform the counting function.
They are commonly called as 'Ripple counters' because only one of the flip flops is directly clocked from an external clocks source and as the number of pulses increases, the consecutive flip flops get clocked which gives a 'ripple effect'.
The "modulus" of a counter refers to the total number of distinct state (including zero) that the counter can store.
Q. 85 What is the type of MOSFET used in CMOS logic family? Mention the advantages and disadvantages of CMOS. With a neat sketch for illustration, briefly describe the basic CMOS NOR gate.

Ans:
The CMOS logic family uses both P\&N channel MOSFETs in the same circuit to realize several advantages over PMOS \& NMOS families.

## Advantages and disadvantages:

$>$ Faster than other MOS families.
$>$ Consumes less power as compared to other MOS families.
$>$ Can be operated at higher voltages resulting in improved noise immunity.

## 2 Input MOS NOR Gate


(a)

(b)

(c)


|  | A | B | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ | $\mathrm{Q}_{4}$ | $\mathrm{~V}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (b) | 0 V | 0 V | ON | ON | OFF | OFF | 5 V |
| (c) | 0 V | 5 V | ON | OFF | ON | OFF | 0 V |
| (d) | 5 V | 0 V | OFF | ON | OFF | ON | 0 V |
| (e) | 5 V | 5 V | OFF | OFF | ON | ON | 0 V |

Truth Table
Q. 86 How does a static RAM cell differ from a dynamic RAM cell? What are the main drawbacks of dynamic RAM compared to a static RAM? List the advantages of dynamic RAM compared with static RAM.

Ans:
Static RAM cells are essentially flip flops that will stay in a given state indefinitely, provided that power to circuit is not interrupted. On the other hand, dynamic RAMs store data as changes on capacitors. With DRAMs, the stored data will gradually disappear because of capacitor discharge; therefore, it is necessary to periodically refresh the data (that is recharge the capacitors).

$$
\text { SRAM } \quad \text { DRAM }
$$

1. The are available in both bipolar and They are fabricated only using MOS MOS technologies. technology.
2. Low capacity
3. High power requirement
4. High speed
5. More costly
6. Used where small size of memory required and high speed is desirable. Ex: H Processor controlled equipments; H controllers
7. No data refreshing is required.

High capacity due to simple cell structure.
Low power requirement
Moderator speed
Less costly
Used where high capacity \& low power dissipation are required. Ex: Internal memory (main) of most PCs is DRAM.

Data refreshing is required.
Q. 87 What is an OPAMP? What do you mean by common mode operation? What will be the output voltage for the above operation, ideally?

Ans:
OPAMP (Operational Amplifiers) are ideal voltage amplifiers which are characterized by OPAMP equation
$V_{0}=A\left(V_{+}-V_{-}\right)$, where $A$ is the gain.
As its name suggests it can do various 'operations' such as addition, subtraction, etc.

## Common Mode Operation:-

Common Mode Operation means that the same voltage is applied at the positive and negative inputs of the OPAMP.
The output of the OPAMP should ideally be zero in common mode operation.

Q. 88 Briefly explain how the following can be measured for an OPAMP:
(i) Input offset voltage $\left(\mathrm{V}_{\mathrm{io}}\right)$
(ii) Bias current $\left(\mathrm{I}_{\mathrm{B}}\right)$
(iii) Input offset current $\left(\mathrm{I}_{\mathrm{io}}\right)$

## Ans:

(i) Input offset voltage $\left(\mathbf{V}_{\mathbf{i}}\right)$ : It is the voltage that must be applied between the two input terminals of an OPAMP to null the output. $\mathrm{V}_{\text {io }}$ could be positive or negative

(ii) Bias Current $\left(\mathbf{I}_{\mathbf{B}}\right)$ : It is the average of the current that flows into the inverting and non-inverting input terminals. Bias current at one input is forced to flow through a large resistor. Since the bias current at the other input does not flow through a resistor, it produces no voltage and has no effect on the output voltage.

$$
V_{\text {load }}=V_{i o s}-I_{B}{ }^{+} R_{i}
$$

By selecting a large resistance, bias current can be measured.

(iii) Input offset current $\left(\mathbf{I}_{\mathbf{i} 0}\right)$ :- Once $\mathrm{I}_{\mathrm{B}}{ }^{+} \& \mathrm{I}_{\mathrm{B}}{ }^{-}$are measured, $\mathrm{I}_{\mathrm{i} 0}$ can be calculated as $\mathrm{I}_{\mathrm{i} 0}=\mathrm{I}_{\mathrm{B}}{ }^{+}-\mathrm{I}_{\mathrm{B}}{ }^{-}$
Q. 89 What is the advantage of Schottky diode over an ordinary PN-junction diode in terms of speed of operation? Support your answer with relevant comments.

Ans:
The schottky-barrier diode is formed by bringing metal into contact with a moderately doped n-type semiconductor material. The resulting metal semiconductor junction behaves like a diode conducting current in one direction from metal anode to semiconductor cathode and acting as an open-circuit in other direction.
The speed of operation of schottky diode is faster as compared to ordinary PN junction diode as in this diode current is conducted by majority carries (electrons). Thus this does not exhibit the minority carrier charge storage efforts formed in forward biased pn junction As a result it can be switched from on to off and vice versa much faster than is possible with pn-junction diodes.
Q. 90 What is an active filter? Define an ideal band-pass filter and illustrate its response characteristic. Can active filters be designed up to frequencies of several MHz? Justify your answer.

## Ans:

Active Filters are realized using components. Since simulation of L using OPAMP's is much simpler and easier than using inductor itself. So Active Filters have advantages over passive filters. Other advantages of Active Filters over passive filters are as follows:

- Active realization provides considerably more versatility.
- Gain can be set to a desired value.
- Transfer function can be adjusted without affecting others.
- Output impedance of the active circuit is also very low, making cascading easy.


## IDEAL BANDPASS FILTER




1. The pass band edge $=w_{p 1}, w_{p 2}$
2. Maximum allowed variation in passband transition Amax
3. The stopband edge $=\mathrm{w}_{\mathrm{s} 1}, \mathrm{w}_{\mathrm{s} 2}$
4. Minimum required stopband attenuation is Amin
Q. 91 Starting from fundamentals, explain the meaning of the term "SWITCHING TIME" as applied to a semiconductor diode. What is the use of the above quantity?

## Ans:

## Switching Time of Diode :

When the bias voltage of a forward biased diode is switched abruptly to a negative voltage, the diode current does not reverse instantaneously.
5.


For $t<0$, the constant forward bias causes the a steady forward current, $I_{f}=\left(V_{f}-V_{D}\right) / R$. With a steady reverse voltage applied for $t>0$, we expect the minority carrier profile to change. This changeover requires (i) the diffusion capacitance, which is dominant during forward bias, is fully discharged (ii) the depletion region is widened and depletion region is charged in the opposite direction. The two capacitances involved in the sequence cause the time delays $\mathrm{t}_{\mathrm{s}}$ and $t_{t}$ as shown in figure (b) where $t_{s}$ is the storage time and $t_{t}$ is the transition time.
The storage time $t_{s}$ is the time taken by the diffusion capacitance to discharge.The transition time, $\mathrm{t}_{\mathrm{t}}$ is the time taken by the depletion capacitance to charge to the applied reverse voltage. The sum of $t_{s}$ and $t_{t}$ is the reverse recovery time, $t_{r r}$, which is the turn-off delay of the diode.

Thus at higher forward current since more charge is stored, longer storage time $t_{s}$ is needed to discharge the diffusion capacitance.
The forward recovery time, $\mathrm{t}_{\mathrm{fr}}$ is the time delay of the diode in switching from off state to on state.

Q. 92 Briefly explain how a transistor can be used as a switch.

## Ans:

A BJT is used in cut off and saturation mode when it is used as a switch.
When $\mathrm{Vi}<0.5 \mathrm{~V}$, the transistor is in cut off mode. Thus, $\mathrm{i}_{\mathrm{B}}=\mathrm{i}_{\mathrm{C}}=0$ and $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CE}}$. This corresponds to an open switch condition.


As input voltage Vi is increased, the transistor enters into active region and $\mathrm{i}_{\mathrm{C}}=\beta \mathrm{i}_{\mathrm{B}}$. Now the output voltage $\mathrm{V}_{0}$ is given by $V_{0}=V_{C E}=V_{C C}-i_{C} R_{C}$. Thus as $\mathrm{i}_{\mathrm{C}}$ increases, $\mathrm{V}_{0}$ decreases correspondingly. When $\mathrm{V}_{\mathrm{CE}} \leq 0.2 \mathrm{~V}$, then transistor enters into saturation and device becomes on resulting in closed switch.
Q. 93 Write a note on switching speed of BJT.

## Ans:

The speed at which a BJT can change its logic states is limited by the delays of the transistor in switching between saturation and cut off modes of operation. When the transistor is operating in the cut off mode, the emitter base junction is 0 or reverse bias. As input voltage changes in forward direction, base current decreases. The collector current however does not attain its saturation values instantaneously. Because the emitter base junction transition capacitance must be charged to forward bias voltage. As the EBJ becomes forward biased, the junction capacitance becomes predominantly diffusion capacitance which controls the collector current. This contributes to the delay time $\mathrm{t}_{\mathrm{d}}$. Once the transistor is brought from cut off to active mode, the collector current begins to increase. Now the forward bias diffusion capacitance at EBJ charges exponentially while $I_{c}$ rises as $\beta \mathrm{I}_{\mathrm{B}}$ and reaches its maximum of $I_{\text {csat }}$. The time taken in reaching $I_{\text {csat }}$ is $t_{r}$. The sum of delay and rise time is the turn on delay of BJT. The delay in turn off process of the transistor is caused primarily by the removal of the excess minority carriers in the base region. When input voltage switches from $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{V}_{\mathrm{L}}$, the collector current continues at its saturation level until the excess charge is removed from the base region. The storage or saturation delay is the interval during which $\mathrm{I}_{\mathrm{c}}$ remains at $\mathrm{I}_{\text {csat }}$. The fall time of the collector current during which transistor goes from active to cut off mode, is called $\mathrm{t}_{\mathrm{f}}$. The sum of storage and fall time is turn off delay.
Q. 94 What is the problem faced by switched capacitor filters and what is normally done in practice to avoid the same? Explain the working of a switched capacitor cell.

## Ans:

In active RC filters the resistor value needed are generally much too large for fabrication on a monolithic IC chip. Integrated resistors have poor temperature and linear characteristic .This is the major reason that active filters have not been fully integrated in MOS technology.
In switched capacitor filter the RC products are set by capacitor ratios and the switch period. In MOS technology, the accuracy and the values of these quantities are suitable for the implementation of selective filters. The large resistor values required for active filters are easily simulated by the combination of small value capacitors and MOS switching transistors. Thus a filter of relatively high order becomes an integrated circuit of small size, with low power consumption and high reliability.
The only drawback of these filters is that these are noisier as compared to the active filters.

## Switched Capacitor cell:

In switched capacitor filter, the large resistor values required are simulated by the combination of small value capacitors (e.g. 10pf) and MOS switching transistors.
Considering the switched capacitor network shown below we see that when switch S is initially in position ' $a$ ' the capacitor $C$ is charged to voltage $V_{1}$. The switch is then thrown to position ' $b$ '. The capacitor $C$ is discharged to the voltage $V_{2}$ assuming $V_{2}<V_{1}$. The amount of charge that flows through the capacitor C is thus,

$$
\mathbf{Q}=\mathbf{C}\left(\mathbf{V}_{1}-\mathbf{V}_{2}\right)
$$

If switch is thrown back and forth every $\mathrm{T}_{\mathrm{CK}}$ second, then the current $i$ that flows through the capacitor C is equal to the rate at which the charge is transferred through the circuit via C and is given by

$$
\mathbf{i}=\frac{\mathbf{Q}}{\mathbf{T}_{\mathrm{ck}}}=\frac{\mathrm{C}\left(\mathrm{~V}_{1}-V_{2}\right)}{\mathbf{T}_{c \mathrm{k}}}
$$

Thus the size of an equivalent resistor R which would perform the same function as this circuit is given by

$$
\mathbf{R}-\frac{\mathbf{T}_{\mathrm{ck}}}{\mathrm{C}}-\frac{1}{\mathbf{f}_{\mathrm{sh}} \mathrm{C}}
$$



Switch capacitor network


## MOSFET realization

$\phi$ and $\phi$ ' are out of phase clock signals
Q. 95 What is an ADC? Compare the performance of a flash ADC with that of a Dual Slope ADC.

Ans:
The process of converting an analog voltage into corresponding digital signal is known as analog to digital conversion. It is accomplished by using an analog to digital convertor (ADC) Different types of ADCs are as under:-

1. Counter type ADC
2. Flash type ADC
3. Dual slope type ADC
4. Successive approximation type ADC

## Flash type ADC

1 Flash type ADC is the fastest ADC with a conversion time of 10 to 50 ns .
2 About $2^{\text {n }}-1$ comparators are required to convert $t$ a digital signal having ' $n$ ' bits. Besides this a priority encoder is required. This adds to the cost.
3 This ADC fails if the output required has 3 or 4 bits as the system becomes expensive.
4 Flash A/D conversion techniques enable these IC's to be used in many high speed data acquisition such as TV video digitising, radar analysis, medical ultrasound, imaging, applications. etc
Q. 96 With neat sketches for illustration, explain the operation of the circuit shown in Fig.2, by taking the voltage ' $\mathrm{V}_{\mathrm{in}}$ ' as a sinosoidal signal and ' $\mathrm{V}_{\mathrm{Ref}}$ ' equal to zero.


Ans:


When the sinusoidal input is $>0$, the output saturates to $+\mathrm{V}_{\mathrm{cc}}$ and when it is $<0$, the output saturates to $-\mathrm{V}_{\mathrm{ee}}$. The circuit assumes no delay in switching from $-\mathrm{V}_{\mathrm{ee}}$ to $+\mathrm{V}_{\mathrm{cc}}$ and vice versa. In practice, there is a finite time taken by the system to rise from $-\mathrm{V}_{\mathrm{ee}}$ to $+\mathrm{V}_{\mathrm{cc}}$ which is characterised by the slew rate of the OPAMP.
Q. 97 What do you mean by 'acquisition time' as applied to a sample-and-hold circuit?

## Ans:

Acquisition time refers to the time interval between the change in analog signal at the input and appearance of equivalent digital value at the output of the ADC.
The acquisition time is the sum of
a. Sample time - time taken to sample the signal
b. Hold time - time during which digital conversion takes place.
Q. 98 Write the circuit of an antilog amplifier that uses two OPAMPS and derive the equation for the output voltage from the circuit.
(10)

## Ans: Antilog amplifier



From the figure above
$V_{Q 1 B E}=\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}}$
$V_{Q 2 B E}=\frac{K T}{q} \ln \frac{e_{r e f}}{R_{i} I_{s}}$
Since the base of Q 1 is tied to ground $V_{A}=-V_{Q 1 B E}$, therefore
$V_{A}=-\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}}$
$\mathrm{V}_{\mathrm{B}}$ is the base voltage of $\mathrm{Q}_{2}$ and is output from the $\mathrm{R}_{2}, \mathrm{R}_{\mathrm{TC}}$ voltage divider.
$V_{B}=V_{Q 2 \text { Base }}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}$
The voltage at the emitter of $\mathrm{Q}_{2}$ is
$V_{Q 2 E}=V_{Q 2 b a s e}+V_{Q 2 B E}$
On substitution, we get
$V_{Q 2 E}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}-\frac{K T}{q} \ln \frac{e_{r e f}}{R_{i} I_{s}}$
But the emitter of $\mathrm{Q}_{2}$ is $\mathrm{V}_{\mathrm{A}}$ thus
$V_{A}=-\frac{K T}{q} \ln \frac{V_{\text {load }}}{R_{i} I_{s}}=\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}-\frac{K T}{q} \ln \frac{e_{\text {ref }}}{R_{i} I_{s}}$
$\frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}=-\frac{K T}{q}\left(\ln \frac{V_{\text {load }}}{R_{i} I_{s}}-\ln \frac{e_{\text {ref }}}{R_{i} I_{s}}\right)$
$-\frac{q}{K T} \frac{R_{T C}}{R_{2}+R_{T C}} e_{i n}=\ln \frac{V_{\text {load }}}{e_{\text {ref }}}$
$\frac{V_{\text {load }}}{e_{\text {ref }}}=10^{-K e_{\text {in }}}$
therefore
$V_{\text {load }}=e_{r e f} 10^{-K e_{\text {in }}}$
Where $K=0.4343 \frac{q}{K T} \frac{R_{T C}}{R_{2}+R_{T C}}$
Q. 99 When do you use NMOS logic circuits? Write a brief note on CMOS logic.

## Ans:

NMOS logic circuits are used when:
a. Density has to be increased as NMOS transistors can be fabricated in less area than bipolar transistor.
b. NMOS transistors can be used as variable resistors as well.
c. NMOS circuits have dissipation of less than 0.1 mw per gate but have slow speeds of about 50 ns . So when low power dissipation is the primary objective there NMOS circuits are used.
d. NMOS circuits also have higher fan- out of about 50.
e. As NMOS circuits are faster than PMOS and also require less area than PMOS. So, they are preferred to PMOS.
CMOS or complimentary MOS circuits take advantage from the fact that both $n$-channel and p-channel devices can be fabricated on the same substrate. They consist of both kind of MOS devices interconnected to form logic functions. The basic circuit is the inverter.


MOS transistors act as electronic switches. When CMOS logic is in a static state, its power dissipation is very low. This is because there is always an off transistor in the path. The static
power dissipation is about 0.01 mW . Moreover at high frequencies, the power dissipation increases to about 1 mW .
CMOS logic is usually specified for a single power supply operation over a voltage range of 3 to 18 V with typical $\mathrm{V}_{\mathrm{DD}}$ values of 5 V . The propagation delay with $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ ranges from 5 to 20 ns depending on the type used. The fan-out is usually 30 when operated at 1 MHz and decreases with increase in frequency. The noise margin is usually $40 \%$ of power supply voltage.
The CMOS fabrication is simpler than TTL and provides greater packing density.
Q. 100 Which are the saturated bipolar logic families of interest? Write the circuit of an unloaded BJT inverter and explain briefly its transfer characteristics.

Ans:
The saturated bipolar logic families are in which gates are realized using the saturation and cut off modes of bipolar transistors. The three basic bipolar logic families of interest are:
a. $\quad \mathbf{R T L}$ - Resistor Transistor logic
b. DTL - Diode Transistor logic
c. TTL - Transistor Transistor logic.




Input Characteristic


Output Characteristic

The base emitter graphical characteristic shows a plot of $\mathrm{I}_{\mathrm{B}}$ versus $\mathrm{V}_{\mathrm{BE}}$. If the base emitter voltage is less than 0.6 V , the transistor is said to be cut off and no base current flows. When the $\mathrm{V}_{\mathrm{BE}}>0.6 \mathrm{~V}$ the transistor conducts and $\mathrm{I}_{\mathrm{B}}$ starts rising very fast while $\mathrm{V}_{\mathrm{BE}}$ changes very little. When $\mathrm{V}_{\mathrm{BE}}$ is less than 0.6 V , the transistor is cut off with $\mathrm{I}_{\mathrm{B}}=0$ and negligible current flows in collector. In the active region $\mathrm{V}_{\mathrm{CE}}$ can be anywhere between ' 0.8 V ' and $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{C}}=$ $\beta \mathrm{I}_{\mathrm{B}}$. It must be realized that ' $\mathrm{I}_{\mathrm{B}}$ ' may be increased to any value, but ' $\mathrm{I}_{\mathrm{C}}$ ' is limited by external circuit characteristics. As a result a situation is reached where $\beta \mathrm{I}_{\mathrm{B}}>\mathrm{I}_{\mathrm{C}}$. In this condition the transistor is in saturation. ' $\mathrm{V}_{\mathrm{CE}}$ ' is about ' 0.2 V ' when transistor is in saturation region.
Q. 101 Which are the factors that determine the operating speed of a logic gate? How can the speed performance of a TTL be improved?

Ans:
The factors that determine the operating speed of a logic gate are:
i. Storage time - when a transistor switches its state from saturation to cut off, a particular time interval is required for this process. Reducing storage time reduces propagation delay.
ii. $\quad \mathbf{R C}$ time constants - reducing RC time constant by reducing the resistor values reduces the propagation delays but increases the power dissipation.
The speed of TTL gates can be increased by the either reducing the storage time by using schottky diodes or preventing transistor from going into saturation or by reducing ' RC ' time constants.
Q. 102 How do you compare a PAL device with the PLA? Illustrate the structure of a simple four-input, three-output PAL device and mention its features. Explain how the PAL device can be used to realise the two Boolean functions given below:

$$
\begin{equation*}
\mathrm{f}_{1}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(1,2,4,5,7) \text { and } \mathrm{f}_{2}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(0,1,3,5,7) \tag{10}
\end{equation*}
$$

Ans:
PAL or programmable array logic is a device with a fixed OR array and programmable AND array while PLA is a logic device just like PROM but it has both OR and AND array programmable.
In PAL as only AND gates are programmable so it is easier to program, but is not as flexible as PLA.


The above diagram shows a 4 input 3 output PAL device. The AND array with crosses is shown programmable while OR gates are hard wired. Unlike the PLA, the product term can't be shared among 2 or more OR gates.

$$
\begin{aligned}
& f_{1}(x, y, z)=\sum m(1,2,4,5,7)=y^{\prime} z+x y^{\prime}+x z+x^{\prime} y z z^{\prime} \\
& f_{2}(x, y, z)=\sum m(0,1,3,5,7)=z+x^{\prime} y
\end{aligned}
$$

The above can be implemented using 3 input, 2 output PAL device with 4 wide AND-OR structure.


The above PAL shows the implementation of the desired function.
Q. 103 Describe the realisation of the Boolean function, $f(x, y, z)=\sum m(0,2,3,5)$ using an 8-to-1 line multiplexer.

## Ans:

The boolean function $f(x, y, z)=\sum m(0,2,3,5)$ can be realized using 8 to 1 multiplexer by $f(x, y, z)=\sum m(0,2,3,5)=x y^{\prime} z+x^{\prime} y+x^{\prime} z^{\prime}$

Q. 104 Distinguish between a PROM and an EPROM. What are their disadvantages?

Ans:
When production in small quantities is required a PROM or programmable read only memory is used. When ordered PROM units contain all the fuses intact giving all 1's in the bits of stored words. The fuses in PROM are blown using application of a high voltage pulse to the device through a special pin. A blown fuse gives a binary ' 0 ' state. This allows the user to program it in the lab. Special programmes are used for this.

The hardware procedure for programming ROMs is irreversible \& once programmed the pattern is irreversible. The EPROM is erasable and can be restructured. When EPROM is placed under special ultraviolet light for a given period of time, the short wave radiations discharge the internal floating gates. But individual bits can't be reprogrammed as in case of EEPROM. The programming takes lot of time, about 30 min and the whole ROM is reprogrammed. The device has to be removed from its socket to reprogram it.
Q. 105 What do you mean by "MOD- number" of a counter? Write the step-by-step procedure to construct any MOD-N ripple counter, where N is less than $2^{n}$, with ' n ' denoting the number of flip-flops.

Ans:
If a counter is MOD-N counter it means that it will count total N states in a packet in sequence. For example a MOD-3 counter can count from 0 to 2 (i.e. $00,01,10$ ) or 9 to 11 (i.e. $1001,1010,1011)$. In general, a Mod-N counter counts from 0 to $\mathrm{N}-1$ states.
Following are the steps to construct a MOD-N ripple counter.
( $\mathrm{N}<2^{\mathrm{n}}$ ) where $\mathrm{n}=$ No. of flip flop's

1) For MOD-N $\left(\mathrm{N}<2^{\mathrm{n}}\right)$ counter, first we take n complementing flip flop's [e.g. for MOD-5 counter we take 3 JK or T flip flop's]
2) In T flip flop we connect all the inputs to high \& in JK flip flop we connect both J and K at high.
3) The flip flop at the least significant position is connected to count pulse as a clock (inverted).
4) Next significant positions clock pulse is connected to the output of the least significant position (inverted).
5) In the similar fashion the clock of every flip flop is connected to the output of its lower significant state inverted. In this way an MOD-N when $\mathrm{N}=2^{\mathrm{n}}$ counter (ripple) is constructed.
6) However for $\mathrm{N}<2^{\mathrm{n}}$, we observe the first state to the skipped (e.g. in MOD-5, it is 101 , it should count 0 to 4 and then again come to 0 . We take high inputs and connect these to a NAND gate. When this stage comes for a fraction, the NAND gate will give low output. The output of NAND gate is connected to all clear inputs of all flip flop's. Thus immediately after 4 it will come to zero.

Q. 106 What is it that an OPAMP contains to achieve a very high voltage gain? What do you mean by common-mode rejection as applied to an OPAMP?

## Ans:

The operational amplifier consists of four cascaded blocks. The first two stages are cascaded differential amplifiers; third stage is level shifter and forth is output driver.
It is the differential amplifier which provides high gain and high input resistance. It amplifies only to difference mode signals and rejects to common mode signals.
If a common signal is applied to both the inputs of an OPAMP and output is taken differentially, then the output voltage will be zero. Thus we say that OPAMP does not respond to common mode signal or it rejects common mode signal.
The relative sensitivity of an OPAMP to a difference signal as compared to a common - mode signal is called common-mode rejection ratio.
Q. 107 With a circuit for illustration, explain the effect of the input offset voltage for the OPAMP, $\mathrm{V}_{\mathrm{io}}$ (which is normally specified in the manufacturer's data sheet) on the output.

## Ans:

Due to unavoidable imbalances inside the practical OPAMP, it may be possible that the output voltage is not zero with zero input voltage. Therefore we may require to apply a small voltage at the input terminal to make output voltage zero. This input voltage is called input offset voltage ( $\mathrm{V}_{\mathrm{io}}$ ).


## input offset voltage

## Effect of $V_{i o}$ on the output:



Fig (a) non-inverting amplifier


Fig (b) inverting amplifier
if Vi is set to zero the circuits of Fig (a) \& (b) become same as in Fig (c).


The voltage $V_{2}$ at negative input terminal is given by
$V_{2}=V_{0}\left(\frac{R_{1}}{R_{1}+R_{f}}\right)------(1)$
$V_{0}=\left(\frac{R_{1}+R_{f}}{R_{1}}\right) V_{2}=\left(1+\frac{R_{f}}{R_{1}}\right) V_{2}$
Since
$V_{i 0}=\left|\left(V_{1}-V_{2}\right)\right|$
$V_{i}=0$
$V_{i 0}=\left|0-V_{2}\right|=V_{2}------(2)$
$V_{0}=\left(1+\frac{R_{f}}{R_{1}}\right) V_{i 0}-\cdots-\cdots(3)$
Thus the output offset voltage of an OPAMP in closed loop configuration is given by equation
(3)
Q. 108 Write a note on frequency response of OPAMPS.

## Ans:

Ideally, an OPAMP should have an infinite bandwidth. The practical OPAMP gain, however, rolls off at higher frequencies. This roll off in the gain is due to capacitive components in the equivalent circuit of OPAMP. This capacitance is due to the physical characteristics of the device used and internal construction of OPAMP. For an OPAMP with only one corner frequency, all the capacitor effects can be represented by single capacitor.


## High frequency model of an OPAMP with single corner frequency

The open loop voltage gain of an OPAMP with only one corner frequency is
$V_{0}=\frac{-j X_{c}}{R_{0}-j X_{c}} A_{O L} V_{d}$
Or $A=\frac{V_{0}}{V_{d}}=\frac{A_{O L}}{1+j 2 f R_{0} C}$
Or $A=\frac{A_{O L}}{1+j(f / f 1)}$
Where $\mathrm{f}_{1}=\frac{1}{2 \pi f R o C}$ is the corner frequency
There is one pole due to $\mathrm{R}_{0} \mathrm{C}$ and therefore one -20 db /decade roll off comes into effect.


Frequency response with one corner frequency
A practical OPAMP, however, has number of stages and each stage produces a capacitive component. Thus there will be a number of different break frequencies.
Q. 109 What is the role of an OPAMP in an active filter? Define an ideal low-pass filter. Write the equation for the squared magnitude response of a low-pass Butterworth filter. Mention the variables involved in the above equation.

Ans:
Filter is a frequency selective circuit that passes signals of specified band of frequencies and attentuates the signal of frequencies outside the band. For low frequency application passive filters can not be used as inductors become large, heavy and expensive and result is high power dissipation.
The active filters overcome the abovementioned problems of the passive filters.
These use OPAMP as the active element; resistors and capacitors as the passive elements. The active filters, by enclosing a capacitor in the feed back loop, avoid using inductors. OPAMP is used in non inverting configuration, it offers high input impedance and low output impedance. This improves the load drive capacity and load is isolated from the frequency determining network.
Ideal low pass filter: An ideal low pass filter transmits frequencies uptill $w_{p}$ With unity magnitude of transmission which is called as filter pass band and frequencies beyond $w_{p}$ are transmitted with zero magnitude of transmission, called as filter stop band $w_{p}$ is called as pass band edge.


## Idealized characteristic of a low pass filter

This idealized characteristic is also known as brick wall type response.
The magnitude function for an nth order Butterworth filter with a pass band edge $w_{p}$ is given by
$\left|T_{(j w)}\right|=\frac{1}{\sqrt{1+\epsilon^{2}\left(\frac{w}{w_{p}}\right)^{2 N}}}$
At $w=w_{p}\left|T_{(j w) p}\right|=\frac{1}{\sqrt{1+\epsilon^{2}}}$
The parameter $\in$ determines the maximum allowed variation in pass band transmission, $\mathrm{A}_{\text {max }}$, according to
$\mathrm{A}_{\text {max }}=20 \log \sqrt{1+\epsilon^{2}}$
N is the order of filter, as the order N is increased the filter response approaches the ideal brick - wall type response $w_{p}$ is pass band edge.

PART - III

## NUMERICALS

Q. 1 Consider a symmetrical square wave of 20 V peak to peak, zero average and 2 ms period applied to a Miller integrator. Find the value of the time constant (CR) such that the triangular waveforms at the output has 20 V peak to peak amplitude.

Ans:


For an integrator circuit the output voltage is given by
$\mathrm{v}_{\mathrm{o}}=-\frac{1}{R_{1} C_{1}} \int_{o}^{t} v_{\text {in }} d t$
$\mathrm{v}_{\mathrm{in}}=10 \mathrm{v} \quad 0<\mathrm{t}<1 \mathrm{~ms}$
$\mathrm{v}_{\mathrm{in}}=-10 \mathrm{v} \quad 1 \mathrm{~ms}<\mathrm{t}<2 \mathrm{~ms}$
The required output is


Substituting equation (1) \& (2) in (I) and calculating $\mathrm{R}_{1} \mathrm{C}_{1}$, we get $\mathrm{R}_{1} \mathrm{C}_{1}=$ time constant $=0.5 \mathrm{~s}$.
Q. 2 Write the squared magnitude Butterworth response and the second order normalised Butterworth polynomial. Design a fourth order Butterworth LPF by cascading two second order prototypes. Take the cut-off frequency as one kilohertz.

Ans:
Squared magnitude response of a butterworth $2^{\text {nd }}$ order filter:
$|T e(j w)|^{2}=\left(\frac{1}{1+w^{4}}\right)$

## Second order normalized Butterworth polynomial:

$B(S)=+\sqrt{2} S+1$

Design of a fourth order Butterworth LPF
$\mathrm{F}_{\mathrm{c}}=1 \mathrm{KHz}$
(a)Design of $2^{\text {nd }}$ order LPF using sallen Key Topology:

Circuit:-


$$
\mathrm{fc}=\frac{1}{2 \pi \mathrm{RC}} \quad, \& \quad \mathrm{~K}=\left(\frac{-\mathrm{RF}}{\mathrm{R}_{1}}\right)
$$

$=$ Taking $\mathrm{R}=10 \mathrm{~K} \Omega ; \mathrm{R}_{\mathrm{F}}=10 \mathrm{~K} \Omega ; \mathrm{R}_{1}=5 \mathrm{~K} \Omega$, we get: -

$$
\mathrm{C}=\frac{1}{2 \pi \mathrm{Rf}_{\mathrm{c}}}=\frac{1}{2 \times 314 \times 10^{4} \times 10^{3}}=0.024 \mathrm{~F}
$$

Cascading of 2 such stages to get a $4^{\text {th }}$ order filter:-

Q. 3 Find the order of a Chebyshev filter with equiripple passband and following specifications:

Passband ripple $\leq 2 \mathrm{~dB}$;
Passband edge $=1 \mathrm{rad} / \mathrm{sec}$;
Stopband attenuation $\geq 20 \mathrm{~dB}$;
Stopband edge $=1.3 \mathrm{rad} / \mathrm{sec}$.
Ans:
Given :
$\alpha_{\text {min }}=20 \mathrm{~dB}$
$\alpha_{\text {max }}=2 \mathrm{~dB}$
$\mathrm{w}_{\mathrm{s}}=1.3 \mathrm{rad} / \mathrm{s}$
$\mathrm{w}_{\mathrm{p}}=1 \mathrm{rad} / \mathrm{s}$
Order of given chebyshev filter can be found as
$n=\frac{\cosh ^{-1}\left[\left(10^{0.1} \alpha_{\min }-1\right)\right] /\left[\left(10^{0.1 \alpha_{\max }}-1\right)\right]^{1 / 2}}{\cos h^{-1} w_{s}}$
$=\frac{\cosh ^{-1}\left[99 /\left(10^{0.2}-1\right)\right]^{1 / 2}}{\cosh ^{-1}(1.3)}$
Q. 4 Draw a neat sketch of a 3-bit parallel comparator ADC. What are the reference levels set up for the comparator by the reference voltage divider? Which are the components that limit the conversion time? What type of ICs are recommended for flash converters of 6bits and UP?
(10)

Ans:


Suppose the max analog input that can be measured be V volts Then
$\mathrm{V}_{\mathrm{R} 1}=\frac{\mathrm{V}}{8}$ volts $\quad \mathrm{V}_{\mathrm{R} 5}=\frac{5 \mathrm{~V}}{8}$ volts
$\mathrm{V}_{\mathrm{R} 2}=\frac{2 \mathrm{~V}}{8}=\frac{\mathrm{V}}{4}$ volts
$\mathrm{V}_{\mathrm{R} 6}=\frac{6 \mathrm{~V}}{8}=\frac{3 \mathrm{~V}}{4}$ volts
$\mathrm{V}_{\mathrm{R} 3}=\frac{3 \mathrm{~V}}{8}$ volts $\quad \mathrm{V}_{\mathrm{R} 7}=\frac{7 \mathrm{~V}}{8}$ volts
$\mathrm{V}_{\mathrm{R} 4}=\frac{4 \mathrm{~V}}{8}=\frac{\mathrm{V}}{2}$ volts
$\mathrm{V}_{\mathrm{R} 8}=\mathrm{V}$ volts
Q. 5 A third order low pass filter has two transmission zeros at $\omega=2 \mathrm{rad} / \mathrm{sec}$ and at infinity. Its natural modes are at $\mathrm{s}=-1$ and $s=-0.5 \pm j 0.8$. Find the value of the transfer function if the d.c. gain is 5 .

```
Ans:
Zeroes
\(\mathrm{W}=2 \mathrm{rad} / \mathrm{s}\)
\(\mathrm{W}=\infty\)
Poles (Natural modes)
\(\mathrm{S}=-0.5+\mathrm{j} 0.8\)
\(\mathrm{S}=-0.5-\mathrm{j} 0.8\)
S = -1
```


## Characteristic equation is given by:-

Characteristic Polynomial $\mathrm{D}(\mathrm{S})=(\mathrm{S}+1)(\mathrm{S}+0.5-\mathrm{j} 0.8)(\mathrm{S}+0.5+\mathrm{j} 0.8)=0$

$$
\begin{aligned}
& \mathrm{D}(\mathrm{~S})=(\mathrm{S}+1)\left(\mathrm{S}^{2}+1.2 \mathrm{~S}+1\right) \\
& =\mathrm{S}^{3}+2.2 \mathrm{~S}^{2}+2.2 \mathrm{~S}+1
\end{aligned}
$$

Now;
There is a zero at $\mathrm{W}=2$ or $\mathrm{s}= \pm 2 \mathrm{j}$ ( $\because$ of conjugate symmetry)

$$
=\mathrm{N}(\mathrm{~S})=\mathrm{S}^{2}+2
$$

Thus

$$
\mathrm{T}(\mathrm{~s})=\frac{K\left(S^{2}+2\right)}{S^{3}+2.2 S^{2}+2.2 S+1} \quad\{\mathrm{~K} \text { corresponds to DC gain }\}
$$

Putting $S=0$, we have $T(S)=5$ (DC gain)

$$
\begin{aligned}
& 2 \mathrm{~K}=5 \\
& \mathrm{~K}=\frac{5}{2} \\
& T(s)=\frac{5}{2} \times \frac{S^{2}+2}{S^{3}+2.2 S^{2}+2.2 S+1}
\end{aligned}
$$

Q. 6 The IC 741 OPAMP has a slew rate of 0.5 V per microsecond. If this is to be used at a frequency of 5.31 KHz , find the maximum undistortion sine wave amplitude.

## Ans:

Slew rate $0.5 \mathrm{~V} / \mu \mathrm{s}$
Frequency 5.31 KHz
Slew Rate $=\left|\frac{d v}{d t}\right|$ max
Taking $\mathrm{v}=\mathrm{a}$ coswt ( $\mathrm{a}=$ amplitude, $\mathrm{w}=$ frequency)
We have slew rate $=|-a w \sin w t|_{\max }=\mathrm{aw}$

$$
\mathrm{a}=\left|\frac{\text { slewrate }}{w}\right|
$$

$$
\begin{aligned}
= & \left|\frac{0.5 \mathrm{~V} / \mu \mathrm{s}}{2 \pi \times 5.31 \times 10^{3} \mathrm{rad} / \mathrm{sec}}\right| \\
& \frac{0.5 \times 10^{6}}{2 \pi \times 5.31 \times 10^{3}} \mathrm{~V}
\end{aligned}
$$

Q. 7 Design a unity gain Low-pass active filter to meet the following specifications:

Roll off rate $=-40 \mathrm{~dB} /$ decade
Passband as flat as possible
Cut off frequency $=2 \mathrm{KHz}$, dc gain $=5$.

Ans:
Unity Gain LPF (Butterworth Response - Second order)
$\{\because$ Roll-off rate $=-40 \mathrm{~dB} /$ decade $\}$
Low pass prototype of $2^{\text {nd }}$ order with normalized frequency:-
$T(S)=\frac{1}{S^{2}+\sqrt{2} s+1}$
Given, $D C$ gain $=5$
$T_{1}(S)=\frac{5}{S^{2}+\sqrt{2 S}+1}$
Now, De Normalizing to frequency $\mathrm{w}_{\mathrm{n}}(=3 \mathrm{~dB}$ frequency) we have

$$
T_{2}(S)=\frac{5 w_{n}{ }^{2}}{S^{2}+\sqrt{2} S w_{n}+w_{n}{ }^{2}}
$$

We require the gain to be unity at $\mathrm{w}=2 \mathrm{KHz}$

$$
=\left|T_{2}(S)\right|_{w=2 K H z}=1
$$

$$
\frac{5 w_{n}{ }^{2}}{\left\{\left[w_{n}{ }^{2}-\left(2 \times 10^{3}\right)^{2}\right]^{2}+2 w_{n}{ }^{2}\left(2 \times 10^{3}\right)^{2}\right\}^{1 / 2}}=1
$$

$25 w_{n}{ }^{4}=\left[w_{n}{ }^{2}-4 \times 10^{6}\right]^{2}+2 w_{n}{ }^{2} \times 4 \times 10^{6}$
$25 w_{n}^{4}=\left(w_{n}^{2}-4\right)^{2}+8 w_{n}^{2}\left(w_{n} \rightarrow K H z\right)$
$25 w_{n}^{4}=w_{n}^{4}+16-8 w_{n}^{2}+8 w_{n}^{2}$
$=w_{n}^{4}=\frac{16}{24}=\frac{8}{12}=\frac{4}{6}=\frac{2}{3}$
$w_{n}=\left(\frac{2}{3}\right)^{1 / 4}$
Thus;
$3-d B$ frequency $=\left(\frac{2}{3}\right)^{1 / 4} K H z$
$T_{2}(S)=\frac{5 \sqrt{\frac{2}{3}}}{S^{2}+\sqrt{2} S\left(\frac{2}{3}\right)^{1 / 4}+\sqrt{\frac{2}{3}}}$
Design: Using sallen- key Topology we have the following circuit.


The flattest passband comes from a Butterworth type filter, hence
$\alpha=1.414$
Take $\quad C 1=0.1 \mu F$
$C 2=\frac{C 1 \alpha^{2}}{4}=\frac{0.1 \mu F(1.414)^{2}}{4}$
$C 2=0.05 \mu F$

$$
\begin{aligned}
R & =\frac{1}{2 \pi f_{0} \sqrt{C 1 C 2}}=\frac{1}{2 \pi(2 \mathrm{kHz}) \sqrt{0.1 \mu F \times 0.05} \mu F} \\
& =1.13 \mathrm{k} \Omega
\end{aligned}
$$

To obtain a DC gain of 5 , we must add an amplifier with a gain of 5 .
Q. 8 The parameters of a counter type ADC are given below:

Clock frequency $=1 \mathrm{MHz}$,

Comparator threshold $=0.1 \mathrm{mV}$,
Full scale output of DAC used $=10.23$,
DAC input $=10$-bits,
Find the following:
(i) The digital equivalent obtained for an analog input of 3.728 V .
(ii) The conversion time.
(iii) The resolution of the converter.

## Ans:

(i) $10.23 \mathrm{~V}=2^{10}$
$\Rightarrow 3.728 \mathrm{~V}=\frac{2^{10}}{10.23} \times 3.728$
$=0.3644 \times 2^{10}$
$=373.16 \cong 373$
$\Rightarrow$ Digital equivalent $=0101110101$
(ii) Consversion time $=\frac{1024}{10^{6}} \cong 1 \mathrm{~ms}$

Average Conversiontime $=0.5 \mathrm{~ms}$
(iii) $\operatorname{Re}$ solution $=\frac{1}{1024}$
Q. 9 Design a second order high-pass Butterworth active filter for a lower cut-ff frequency of 2.5 kilohertz.

Ans:
Given cut off frequency of $2.5 \mathrm{KHz}(\mathrm{HPF})$

$$
\mathrm{f}_{\mathrm{L}}=2.5 \mathrm{KHz}
$$

The voltage gain magnitude equation of the second order HPF is as follows
$\left|\frac{V_{0}}{V_{i n}}\right|=\frac{A_{F}}{\sqrt{1+\left(f_{L} / f\right)^{4}}}$
Where $\mathrm{A}_{\mathrm{f}}=1.586$ pass band gain and $\mathrm{f}=$ frequency of the input signal.

$$
f_{L}=\frac{1}{2 \pi \sqrt{R_{2} R_{3} C_{2} C_{3}}}
$$

Let $\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}$ and $\mathrm{C}_{2}=\mathrm{C}_{3}=\mathrm{C}=0.01 \mu \mathrm{f}$

$f_{L}=\frac{1}{2 \pi R C}$
Let $\mathrm{C}=0.01 \mu \mathrm{f}$ and the value of R will be
$R=\frac{1}{2 * 3.14 * 0.01 * 10^{-6} * 2.5 * 10^{3}}=\frac{10^{5}}{6.28 * 2.5}$
For $\mathrm{R}_{\mathrm{F}}$ and $\mathrm{R}_{1}$, Gain=1.586
$1+\frac{R_{F}}{R_{1}}=1.586 \quad$ or $\frac{R_{F}}{R_{1}}=0.586$
Let $\mathrm{R}_{1}=10 \mathrm{~K} \quad$ so $\mathrm{R}_{\mathrm{F}}=10 \mathrm{~K} * 0.586=5.86 \mathrm{~K}$
Q. 10 Determine the cutoff frequency of an OPAMP, whose dc gain is $200 \mathrm{~V} / \mathrm{mV}$ and unity gain bandwidth is one megahertz.

## Ans:

We know for an OPAMP, gain bandwidth product is constant.
Also, unity gain bandwidth $=1 \mathrm{MHz}$
Hence, Gain-Bandwidth product $=1 \mathrm{MHz}=1 * 10^{6} \mathrm{~Hz}$
Thus,
For a gain of $200 \mathrm{~V} / \mathrm{mV}=2 * 10^{5}$,
The cut off frequency $=\frac{1 * 10^{6}}{2 * 10^{5}} \mathrm{~Hz}=5 \mathrm{~Hz}$
Hence, the cut off frequency for gain of $200 \mathrm{~V} / \mathrm{mV}$ is 5 Hz .
Q. 11 Design a first order low-pass active filter to have a cut-off frequency of 15.9 kHz and to provide a pass-band gain of 1.5 . Write the designed filter circuit and the expression for its transfer function (magnitude form). What is the magnitude of the transfer function for the following input frequencies?
(i) 5 Hz
(ii) 10 Hz
(iii) 100 Hz
(iv) 1000 Hz

Ans:
Pass-band gain $=1.5, \mathrm{f}_{\mathrm{H}}=15.9 \mathrm{KHz}$

Let $\mathrm{C}=0.01 \mu \mathrm{~F}$ then
$R=\frac{1}{2 \pi f_{H} C}=\frac{1}{6.28 * 15.9 * 0.01 * 10^{-6}}$
$=\frac{10^{8} * 10^{-3}}{99.85}=10^{-2} * 10^{5}$
$=1 \mathrm{~K} \Omega$
Since the passband gain is 1.5
$1+\frac{R_{F}}{R_{1}}=1.5 \Rightarrow \frac{R_{F}}{R_{1}}=0.5$
Let $\mathrm{R}_{\mathrm{F}}=10 \mathrm{~K} \Omega$ and $\mathrm{R}_{1}=20 \mathrm{~K} \Omega$

$\frac{V_{0}}{V_{i n}}=\frac{A_{F}}{1+j \frac{f}{f_{H}}}$
Putting the values for different frequencies, the transfer function can be calculated.
Q. 12 Design a first order high-pass active filter for a cut-off frequency of 10 KHz providing a pass-band gain of 1.5. Illustrate the circuit of the filter designed and find the magnitude of the response for the following frequencies:
(i) 10 Hz
(ii) 100 Hz
(iii) 500 Hz
(iv) 1000 Hz

Ans:
Transfer function for a first order high pass filter is $\frac{a_{1} s}{s+w_{0}}$
Let $\mathrm{a}_{1}=\mathbf{1}$
$H(j w)=\frac{S}{S+w_{0}}------(1)$
$\mathrm{w}_{0}$ is cut off frequency and is given by $1 / \mathrm{CR} \quad \mathrm{w}_{0}=1 / \mathrm{CR}_{1}$
Given that fo $=10 \mathrm{KHz}$
$\mathrm{w}_{\mathrm{o}}=2 * 3.14 \mathrm{fo}=2 \times 3.14 \times 10 \times 10^{3}$
$=62.8 \times 10^{3} \mathrm{r} / \mathrm{s}$.


High frequency gain $=-\mathrm{R}_{2} / \mathrm{R}_{1}$
Gain in the pass band is given as 1.5
$\frac{R_{2}}{R_{1}}=1.5---------(3)$
Let $\mathrm{C}=0.1 \mu \mathrm{~F}$
Then from $\mathrm{w}_{0}=\frac{1}{\mathrm{CR}_{1}}$
$\mathrm{R}_{1}=1.6 \times 10^{2}=160 \Omega$
From (3) $\mathrm{R}_{2}=160 \times 1.58=240 \Omega$
Magnitude of the response for following frequencies:
i) $\quad 10 \mathrm{~Hz}$

$$
\begin{aligned}
& 20 \log \sqrt{\mathrm{w}^{2}}-20 \log \sqrt{\mathrm{w}^{2}+\mathrm{w}_{\mathrm{o}^{2}}} \\
& =20 \log \sqrt{10^{2}}-20 \log \sqrt{10^{2}+100^{2}}
\end{aligned}
$$

ii) $100 \mathrm{~Hz}=20 \log \sqrt{100^{2}}-\sqrt{100^{2}+100^{2}}$
iii) $500 \mathrm{~Hz}=20 \log \sqrt{500^{2}}-20 \log \sqrt{500^{2}+100^{2}}$
iv) $1000 \mathrm{~Hz}=20 \log \sqrt{1000^{2}}-20 \log \sqrt{1000^{2}+100^{2}}$

